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ABSTRACT 
Cydi~ SpecU'\.:m Analysis exploits the cyclostat ionary propc:'ties of signals and ,y~tems Military usc 
of thisterr.nologyisfocusedonitsli seinanearrealtir.1eanalyticalen .. ironmcnt. Such a,y,tem requires 
high ,peed arithlllcti~ proce.sing in cak ulating large Fmlrier trans'orm, '1"ick ly. This tht,is rev iew, a 
previous implementation a~d then pre,ent, a new dcs;g~ using th Verilo); hardware descripl ion lanF.uilge 
and Ihe Epoch ,ll i("o n compiler. L'sing the,e modem computer ~ided des ign tool" the ASIC design wa~ 
sinwlaled and layout ~omp l c l ed u,ing a ! ~m. tWO-Uletal process ru le set. The fmallayo ut consiltl of 
43C;.138 trami,lOr~ on a I 1-190 ~ 15,M2 urn die. Simulalion, in<.i icatedlha t the ch ip would be capa~le 
of o?e~a:ir.g at ~ 2~ ~lh z clock rale w~ile di~si?al i ng . 8 W~t1> of p0,,-er . Embedded timi ng analysis lOol:> 
d;'r layed all critical timing paths which allo,,-ed the id~ntir.c ation of specific des ign ir.lp~o\'ement :> , If 
implemer. tcd. the,e changes could dou~le the clock rate of tnt processor 
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I. INTRODUCTION 
A. CYCLIC SI' ECTRUJ\'I ANALYSIS 
Cydic SpeCirum Analysis (CSA) evaluMes the cyclosta tloniU)' plopcrties of signflh and \y~ [ e!!ls Ihis 
fonn of analysis addre,;se~ Slall'lticaJ variations ofa signal or "yswm tlJat is rhy thmiC, seasonal, OJ 
otlJclwis~ cyclic in nature, Examples include lILeteorology ti me -se ri es l\;lta. sinusoidal communica tions 
signals anJ puiodic scanning radar emissions. FOI miliUlry applications , ncar real -time (yctostationary 
analysis coukl be used for obtaining operational anJ taukaJ i ntel l ig~.nce , Althougb CSA is based on Lb e 
we ll -known tecbn iques of conventional speCll1lm analysis. compumtional sp~d rNluiremems for near leal 
time analysis an: (bunting. The number of computations assoc iated ""itlJ Foun~r tJansfo rrnation. 
convotutions, aud ploduct modulations required in CSA far e~c~cds the capabili ty of a gener41 purpose 
computer 10 accomplISh in rcal time. This fact makes the II!;C of an application specif", imegratt,d circuli 
(ASIC) destrable . This thesis will focus on the design olan ASIC capable ofpcltonning complex number 
mult ip lication and four point FFj"s in a neal rcal time analySIS envi ronment 
B. GE:"oIERAL BUTTERFLY MA CHINE 
TIle central uni t ill Lbe envIs ioned CSA processor IS \0 be capable of pe rforming a single operation on 
an mput Stlcam of sanlptcd data, ldealty, tlJis bu lterOy machine ('ould seleuively complete vector 
multiplies, veClO1 additions, or foUI point FFT computations, To enabled fast proccsS lOg. the procc,sor IS 
des igned as a pipe line. aUowlO~ production of olle daw elemf.nt each clod cycle atle r the ti me fOI latency 
had elapsed Tlie, pipelined data consists of dig itized signal sam ples repr€$ented by complex floating 
polll1 values . To ensure accU/acy and standardi1:1tion, an IEEE 12-bit singte ll oa lill ~ POlOt WUlruu-(] 
reprtst',lItation isdcsiJed 
Previous work resulted in a ASIC design based on !be Genesil Silicon Compiler and Logic-Compiler 
[Ref. 1] This effo r~ however, did not conform with TEEE standards for fl oating poilll calculations 
Ordinarily, even wiib ibis shoncomilljS, previous work is an adcquate basis for future d~ ;; i gns 
Unfortunately, Ihe Genesil Siucon Compiler used is no longer avai lable at NPS nor is it commercially 
supported, -Ibis fact forced a complete redesijSn of the ASIC. The origillal architecture bowever i, 
Tb~ rede;;ign~d int~,grated circui1 will consisl of a compla floating point mulliplier and a.1<1er capable 
of performu'g 32·bit, iEEE standard, radix·4 fast Fourier transform butterfly calculations, Verilog 
hardwa,e design language (HDL) was se lected for use in Ihis design l",cause of it.; prevalence in dIe 
commercial ASIC markct. Use ofa HDL gives fuMe efforts Ibe ability to modify dIe existinjS design and 
pOri it 10 other <1esign and analysis toots . Tbe ,,;;e of a HDL is typical of leading edge VLSI design, Epoch 
a graphic-a l deSIgn tOOl and siticou compiter developt',d by Cascade Automated D~s;gn, wa;; used fOl layou t 
placement. rouling. and liming analysis Tbis tool was choscn because of i~ compatibility willl the 
VeriJog HDL. available pre -ddine<1 MSI logic modules. aad llle softwaIc·, ability to recompilc de~i l':"' 
usr H ~ different "lie sets This I ~\t c.apabi lity allows the easy lIallstation of designs to new CMOS 
processes. The goal of Ibi , !besis is Ibe dcs ign of an ASIC capable ofperfOllliing Ibose operations 
neces,ary forconduCljn£ CSA, Ad(]itionally. data witl be gellcrated \0 al low design of a contro ller fot the 
cbip and fabn(:alioll ofill~ design 
C. THES1S OVERVIEW 
Ttoi, ilItSiS presents a lOp tevellayou l fora Cyclic Spectral Analyur. discusses a possible design for a 
General B'ltlerfly Macbine (GBM) and present the detailed design for the FFT butterfly unit. Chapttr It 
will define CSA functional requifem~ms and algorithm implementation_ Chapin JJ1 will pr(~ent the lOp 
leveilayoutilIlli GAM design. ft will also detail previous work on tbe.FFT unit and outline tbe new 
<1e<;ign_ After faHlili~nzing llle reader willllhc: Veri log an<1 Epoch toots used, Chapt~r IV will present the 
d~siEn details of the new chip _ This will include a di,cLl5sion of the silnLllalio ll s conduc l ~,d_ Chal' t~1 V 
w,1I rli ,cuss noof]l lann ing. timing J.nalysi~ and power calculations . That cbapter will also oulli"~ a 
strategy for tcstinp, the compleled chip after labrication. Conclusions and recmnmcndatio ns fo, fu ture 
,e>o:J1chan given in CbapterVI 
II. CYCLIC SPECTRAL ANALYZER REQUIREMENTS 
A, FUNCTiONAL REQUiREMENTS 
Cycloslational)' waveforms have ,latis tlcal parlllnders thai val)' pe riodically WitJl time. The specual 
correlation functioll (SCF) provides a s<:colld order, frequenc)'·domain, statistical desniption of such a 
waveform . SoluLions to the problem of delecting the presellU ofcyclostatiOlwy Sig llllls buried in noise 
llnd inlerferenee rel ies 011 an estimation oftlJe SCF. By interpretillg thi s estimate as a cross speCtrum 
spectral an a l ysi~ principle, can be appJieJ [Ref. 2J , Factors ~uch a~ time and frequency re,olu tion and 
smooUllllgart' critical to effeClive:l II:llysis 
In many rrtil it;.U)' :lpplications, infoml:l tion derived from cycle frequency analysis can lead to 
operational and tactical intell igence, Since the specific cycle frequencies of interest are not known 
beforehand. the SCf must be estimated for a range of cyde frequencies, Conventional cross spectral 
analy~ is method, provide a frequency resolu tion of 11,'11, wbere t.t is the length of the observation int(rval 
Complete cilaracteriza\ion of a wectral observation requireS:l discrete sct of spectral frequencies 
'" kt:.j . where ill is the frequency resolution oftJ le nn21yzer and cyc le frequencies (X l == kilo. over 
the heqllency regions O~ It 
,,,",c<df,,ccm"p[e,,,,,'y," Since the ,'umputational cost of 
eacb es\unate nlso increases linearly with i'J.1. the cost for complele analys is using conve ntional meliloos 
is proponional!O &t' , Two proposed al gorithms. the rFT accumulation method (FAM) anrllhe ,trip 
speCtral corre l:ltion analyzer (SSCA), reduce thi s depe",jenq' to i'J.t log i'J.r. bowe\'er , this is still bigbl' r 
than wecapabililyofmoSlgcneral PlllllOseanalyzcrs [Rcf21 
B. ALGORlTHl\'1 nESCRIP'flONS 
Both FAM and SSCA are based on the time smoothed cydic nos, periodogrdIl1 [Ref, 3) 
Figure I Estimating the tune ~mootbfd C)'dk periodogrllm [Rd'. 4 J 
TIle periodogram inllicall:s the correlation of speCtral cornpoHelll' 01 -I(n! wilt! spcclraJ components of 
y(nj over a time span of AI seconds, The SpeclrllJ components Xr(n.j +u/2) and }~(n,f -(1./2) 
are the complex envelopes of nanowhand, handpass eomponenL<' of a signal [Ref ,4. p.40) As Figure 1 
illustrate,. a data lilpering window of length T seconds slides over tlle data for a time >pan of D.I seconds 
TIle r0Ulplcx demodulates of It!e data w,thm the Willdow art wmputoo and used to esmnate the cyclic 
spectrum at the pomt (jo,cJ.o! , An implementation 01 It!e time smoolt!lXI cyclic noss. periodogram is ,hown 
In Figure 2. L represents the decimation parameter 10 b~ defined later. The data tapering window. g(n J, 
has a wIdth D.1 " Nl"s, The correlation opcratiOIl is cxpres.sed as 
f"igure 2 . Time smoothed c}'clk cross periooogram 
implementalion[Ref 4, p. 40J 
t.f liT 
figure 3· Time algorithm with FIT outpul 
This implemelllatioD [Ref, 4. pp 4O-4IJ leads 10 defrnitions for the CSA ceU within a bifrequcncy plane 
(Figure 2). Computational odfidenl:)· of the basic time smoothing algorithm can be improved b)' 
decimating the outputs. Tills can be done by shifting input data into the correlation multiplier and filters 
in blocks of L samples wllere L<.N. This reduces the overall complexity of the algorithm by the factor L 
If tile prolluCi S~'l"",rLCf iu Fi~llr~ 2 is shifl.ed h:r 'UI arnO\1Il1 f from (L" to llo+E, tile output sum can b~ 
evalll,i1~d willI tlJl N-]Xlint f'J7T (f'i~,llIt :,) [Rd, 4, pM] 
FAM is a FFTbns.etl lime smoothing algorithm. This mt,thOll cl:lannclizcs we data WiUI an !-·r-point 
I'FT tba! is hoppeJ ova Iile dma in bloch of1. sample,_ After the complex d~moJula\es are l'OUlputcd 
prOOUl:I S('ll1~"C~, art [orIJl~d ,mil Fourier Tr~nsrorrnw wilh;; P-p<J\nl FFT, Tbe aJgorithm allows a 
hithl), pamllelcd implcmcnlaticlIllcading to a r:,.'1 and dficienl microproce55OI dnign, Tbe output (an be 
expresswUlaUlclnallcaJlyas 
and showli graplLlcaUy)rl illlling of tbe bifrl'tjucncy plane (flgWC 4)_ The sse", di.renly IIlultiplies tIle 
Ttlis prodll(tS poinl.estimates along a rreqll~ncy-<;kewed family of 
li nes fI_"'!I,-2f(F'gure 5;,_ This process is expressed matb3matically by 
Flgur~ 4· FAII-t tiling "fth~ bifrftjuenc}' vbn~ Figurf 5 SSCA tilinl! of the bifreQueJIC~ plane 
The FFT i, central to both FAM and SSCA. This makes the de,ign of a near leal time rFT arch itecture 
vi ta l to CSA developlnelll_ An additional capability to form tile comple, vector product of I OfL~ vectors IS 
I<!quired. for the cakulatioll of run-elation product, 
C. FFT IMPLEI\'IENTATION 
Digital implementation CbOtCfS [noi"" around d~cimalion in time (DIl) or freq uency (DIF) . the US " of 
radix-2 OJ radix-4 bUllerfly macbin<:s. lbe impkm"ntalion of the PAM or SSeA algo,;lhm and i"l~g~r 
versus float ing point number rcpnsenli1tiOIlS, Although morf intricat~ III nature. th" use ofradi.~ -4 
bULlcrflies ill a DIT algorithm provid~s inneased pt'rtormancc in VLSI cbips[Ref 1, p 60J The e,ffid"n( 
design and implementation of a ,adi.~-4 rFr is therefo,.~ "ndertrik w_ For digital implemerHation, data 
,;:prcstnLing cornpk\ floating poml ntll"i:>I:rs is pipt'lined and 5lnamed lhrough a pror,es;or cbip [Ref 5J 
Higbt[ rad,~ rFr5 can I)e computed by cOllducting multiple passes througb a radi)( -4 processor . nIT and 
DlF complna(ions d,ntr in when lI,e "tw i ddl~ factor"multiply is completed Time dec imation eXlXlllf$ 
tbt multiplies l)eforclllc bunerfiy. wberea~in fr"quency decimation itis donesubs~quelll.to it , In tbi.\ 
thesis, a decimat ion in lirn~ approach is IISsumed 
AlIaiysis of the rdatlve compkxitit> ofpt'rfonmng Ih~ FAM anri SSeA algor ithms bas shown IIla\ the 
SSCA " qlJanliL"l.ti_eJy less wmp lJ catr,rl [Rd, 2, P 719]. In th is ritSign, howevtr. tht' ,bOIce of algori thm 
'S IIllmJl£nal becau.\c tbe bu tl~ rlly unit is n"eried for each, We will now discuss specific processor d ~s ign 
III. CSA PROCESSOR DESIGN 
A. TOP LEVEL PROCESSOR DESIGN 
in signal analysis applications. analog data is sampled ami converted through an analog to digir.1.l 
convtrter. Tbis dala form s lbe input for the r:SA processor (Figwe 6) Within Ule proce,sor.lbc butler11y 
machine buffer ;, the data fOl processing by a tIIree ~rt fFT processor (Figures 7 and 8), Tb.e processor 
controller is prograrrillw,(J to mnduct multiple passes throug h the fFT processor to conduct correlation 
multipl ies and bigh order FFTs_ Multiple butterfly machines. operating in parallel. would give the CSA 
processor tile ability to process incoming data al the bigh rales requ ired for re~Hime analysis . Tbe 
blfn;quency plane values produced could be presented to an an~Jys\ in a grdpbicai di,pb y 
Clock Rate 2, Is 
[>--7~bitslsampla ~SA ------=::.. B.-~requc r\Cy p ' ane AJDConvcrta r / Processor Va ill as 
T ',W""","' 
H gure 6 . Cyd ostationary Processing Dataflow 
H. SIN GLE PROC ESSOR PROGRAMMIl'\'G 
n.e I'FT processor program consists of blocks and sub-hlocks. A block contains input specifications 
tbe output specitication. and tile list of requi re{l passes. The inpu t specification identifies tile two input 
buffers. For n correlation multiply . the inpuL" would l>e from the coefficient buffer and from a selecl~(j 
oJala buffer. For toFTs, the inpm is from we data bulTers. Tbe outp" 1 specification eiwe r relurns 
irlleffiled iate results to a buffer to r furtbercomputat ions or releases we data to we outpul bus . Fach p~s, 
JO 
descri r tion i d ~ntifies !be input source. the o utpu t destination and an oper~tion w ele for the FFT processor 




Figuroe 7 - General Butterfly Machine 
Hgure 8 - t...-f Chip 
C. FFT CHIP - ZIMMER DESIGN 
In th~ Zimm~ r d~sign. inpm i5 through a pip~lined complex floatin g point rnllhiphcf , TlJis compl~' 
multiplier >caled the inputs by tbe FfT eJ\ltmal twiddle factor:; . The multiplier outpUl loads four registers 
that lfanskr these scaled val u<:s into a latcb for four clock cycles. Tbc latcb output fced~ a m"ltiplexer 
group Ibat seko:; tbe appropriat~ input valucs for computation of Ib~ FFT. By implementing the FFT in 
radL\-4, intemal twiddk fanor "mul ti plication" bewm~s simple sign changes and output seJcctiuns 
[ReLl , p_85 J_ The fFT is completed by adding the fourllluitiplex€( outputs resulting in the final 
uansfOffil value. The tinal design used four Iloati ng pOint multipliers, eight floating point adders, two 4 
Inpu t multiplexers, tbTec dala registcrs, one laleb and some assorted logic loitiallayollt with the C.cocSiI 
standard compikr proV(,(j iJlfeasible due to sizt' . The. design was optimiztd using Autologic synt besis 
tools and Logir -Compiler alternative com piler. Tbe final design used U\IDt (two metal, ooe poly) 
tecbnology and resu lted in a 200,000 sq . mil cbip (including pads) . Specifications for tbe Zimrnercbip 
Figure 9· FFT Aritbmetk Unit· Zimmer Cblp LlflSign 
13 
D. FFT CHIP· NEW DESIGN 
InitialJy, differ~nt approocbes to !.be basic cbip design were explored, lbis WliS don~ to give the new 
dt:sign tbe abi lity to ptrform a wider range of ari!.bmeticoperations, A des ign using multiplitr-
a<.,cumul~tors initially sbowed prontise. This lIpproach is sim ilar lQ!.be TRW LSI ProouclS Design 
implementation of !.be TMC2310.6 The TMC2.110 uses multiplier-accumulators to perform fof\'o'arU and 
revers~ on Cooley-Tuk~y f'f'Ts on real or comple., data. It uses a radi~ ·2 decomposition on J6-bl\ dala 
FurtbcranaJ)'sis indicates !.batsucb an approach requires more hardware than tlJe Zirrunerd csignand 
leads to more latcncy in tile pipeline Time restriction prevent('d funhcranal y,is of this des ij!n This 
resullerl in the preservation of the approach ck,monstraled in the Zw-uner cbip Future e ffom ~hould 
nplort: tbe useofacclliT1ulators in Ib i ~ application 
Specilications for the new chip were set as foUows : 
Upon compleuon ~nd successful ,imulation of Ibis lIew design, fabncatiOl1 is pl~nned us ing the 
MOSIS facil Ity, Compalibi li\y with established procedwes re,tricts process seleqion lO a defi!led set For 
thi:; project ,6 WII, .SllW and 1.21Ull processes were considered. The Epoch cOlIlpilercan be used to 
compile for any proce5S for which the rule set is installtd, for this design ,71-lm (3 meUlI . 2 poly) anJ 
l Ofilll (2 metal, 1 poly) were applicable, Remaining wilh in thes.e pra~tkcal r~trainlS re,ulted ill adesign 
decision to compile using lfilll (2 meial, I poly) technology. This will enable Ihe design to be scaled up 
for a L2fWl fabrication wi!.b minimal risk , Once a ,8f!.UI ",Ie sel is was made availabk, follow-on designs 
COllld recompile alld fabricate USing!.be.6 filo or ,Sfilll MOSIS process. This IS de,irable since Slflaller 
feature 5QeS can lead 10 faster operating speeds. An Operaling clock speed of 45 Mhl was se t as !be deSIgn 
IV. CHIP DESIGN AND SIMULATION 
A. VERILOG HDL 
V~,ril()g Hilldware DescripLion Language (HDL) l~eL 7J wa.<; d~\'elopcd by Cadence Dc'>ign Sy>lCffiS 
l! CilIl be used to describe both the functions of a design alld the cOffiJXInent<; and connections to 
components wlLlnn the design , A Verilog model can be developed in the fou r difkrent Ie~el> of 
abwaclionsbown in Table 1 
algorithmic lamodclthatirnPkmentsadelignalgOrilhOl in a bigb-levcl lil1l guag~ construct 
IcR"nc-c - - ------',"RCC',:c".=r Transfer Langllage a model tllat describe,> Llle now 01 datll 
helWlXn regrsters and bow a design proce>~ e~ thaI data 
~ ---, 1,:Cm:::oo:C:",""=latCOdc:;:"::;n,,,,=.=,,=, O:C'og=ic=go=,,;C, ~:;:;dC;;ili=":::o=",:::w;;:;w=m.k",::::<w=,,::-,,-1 
logIC gales ul Ll,e de~lgn 
~l'-::"::; ---'I='=moo=el tbaldescribt~ thetrans iSlOrs ilIld StOrage nodes iu a device 
and theconnedlons between Llmn 
Table I - VerilO): Model Typ .... 
Modules an th~ basic buildlllg block in a Vcri log design. These modulcs contain ll,e ph;'ski\1 or 
algOrithmic de'>cription oflbe ful l design or a pmtion of the d~sign , Modules can lIlcorporale other 
modules to !acllilalC LOp down and bollom up deSIgn The bebavimallanguagc prOVIdes the follow ing 
capabilities 
arithmetic. logIcal , bil -wlSc, and reduction opemtor, foreXprGS SlOn s 
The ,tructurallangllagc (for gate and ~witch- IeveilTlo<1els) prOVIde, lk following <:apabilitie, 
Th~, ability to utilize a singk language for all aspects o f a design enhances Verilog's ease of use , The 
language i, c~pablc of conducting mixed-level mCKleling and simulation. Its interacti ve capabi lities allow 
circuit patching and debugging witili" a ;;imulaliou run. Graphical signal displays arc also availabk for 
liming analysis 
B. EPOCH SILlCON COMPILER 
Epoch [Ref. 8] is a ;;cbematic- (o r HDL·) driv~n pbysical design 1001. lJy building imegratedcbip 
layout e\perti s~ into the software, pbysical design task, ba,'e been reduced significant ly, This gives lb~ 
bigb level designer comple~ control of lhe design from scbematic to silicon fabJicalion , Typical designs 
begin with lbe implementation of a chip architeclure us ing a collection of EJXlCb-residenl cells and/or 
functional <1escriptions Ij,at are diJectly synthesizable into suetl celiS. Mt.er design input via II schematic 
or ImL, lbe tksigl1 is trans lated intO an Epocb nellis!. Wim functionally descriptions automatic synthesi, 
,s perforrn ~ d aod implemented into standard cell gates. "Ibis netli~t ,s used io design compiJ~tion The 
steps involved io lOis process include 
I Mask Datal O~:put 
Figure 10 - Ep<>ch Design flow 
Thi~ tool features a process-mdependent silicon compilation, TIlis allows lIle designer todder final 
process selection and pfOvi(ks fo r deSIgn migration and reus~biJity , An open sys tem applOactl IS U;;etl and 
~normance drivell phy~ical designs arc possible, The de lay models used within Epoch hav~ b ~t,n shown 
tollewithiIl 5%of Spicemodds 
C. VERTI"OG - EPOCH INTERFACE 
IOpoch' S drs ign automation relies on tile use oftlle Epocb resid~nt pans library or (he u,e of directly 
symbesilable HDL rlesaiplions. As a result , Epocli Verilog is a ,\ubse t of we Sta ll(t<lfd Verilog tanguage 
wm sUPPOI1S 1II0St. bUI not all of tllc Verilog standard comuucLS. Epoch Verilog con~tru cLS incl"de (he 
following 
ConS\Jueb Illat are not direnly support by Epocb Verilog can usually be expressed wilb allemal ,,,e syntax 
that ,ssupported 
D. ASIC DESIGN PROCESS 
For Il ,is effort. elJip des ign was initial ly compkted using Veri log. Epocb resident partS were us.:d 
wben possible by invoki ng a command line option in Veri log. This gavc the simulation visibility into the 
Epoch Verilog model SUlxl lfCCIOf)'. After ,'crifying correct operalion, the HDL was used as llJc input to 
the n~tJj>1 generation module of Epoch . Tbis produces a "VerilogO lJT' me Ibat has bac~annolattd 
timing infonnation and RC interconnect delays . This ,lCw rile c~n Iben be ;imulated for Liming analysis 
and final design. Once Ibis SWlulation output is v~riried, Ibe de,igu can be compiled and floorplanned 
lACTIC, a timing analys is tool. is then used to analyu the cffccL~ of placement, ro uting and buffer sizing 
on timing, After completing any requi:red manual fl oorplanni~g, a GDSlI me can be gcncrated form !be 
dcsign for si licon fabrication 
E. CHU' HOL DESIGN 
Use 01 a IIDL for tbis design led toa bierarcbi,'al. modular design slfategy !'he func tions, such as a 
rixed point multiplier or barre l sbifter. were cbosen as llJe lowtSt level module in the overal l deSign. Thf 
not level up in tbt bierarcby co~~ i~ts of the floaliHg point multiplier and floating poilll adde r. Tbt 4-
input complex tloating poin t addtr and {:I)mplex fl Oati:rlg po;" t multiplier comprise the thi rd level i ~ !bi; 
boi.tOEIIS·"P structurc. The 4-input complex adder consists of six floating point adders, wbile tlIc complex 
multiplicr wa~ is composed of four floating point mUltipliers and twO floaling point adder;; Finally, the 
top laytr was defEEltd by one complex multiplier and one 4-input complex addtr. At each upper level, 
additional logic Slfuctures were used as required to complett datapath requireIllenb. Figure 11 outlines 
IlJelIDLbierarcl..y 
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The f()U()win~ sec lions descnbe each lo ..... er level module in Jelllil. Their u~~, eM be seen in Ll, ~ 
floa llllg point ~ddn amI tlllaljng puinl multipher diagrams Figures 12 Lbrougb 22 Tbe Venlog HDL 
coJefor lbese modulCS lsconlaUledUl AwcndixB 
Figure II· Oe';gn Hierarch}, 
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1 Bitshift - Pre-roundul" bit shifter 
Bitshifl takes a 25·bit input and conducL'i a ri~ht shift if tbe most 
significant bit (msb) is set A one in the msb indicates thai previou, 
computations produced a carry into !be 21 v<llued bit To maintain 
normal ized values a right shift and increase ofthe exponentiaJ vaJUt is 
rtquired, The exp_add output indicalts tbi s rcquirement. The least significant bit ,bifled OUI in WIS 
event may create a non -exac t re,ult This is indicated by wc setting of !be losCbi t output rue 10,;U)lt is 
later ustd in floa ting poin t adder logic 10 determinc an inexact answer 
2. Enuxkr Priority Encoder 
r he 48-bit input to tbe elH;oder is scanned for tbe most ,;igniflcalll 
,tt lli\. Tht locatioll of tbis bit (!be num!x:r of zeros to !be left of !be 
mo,t sigmficant one pillS I) is Stnt out for lise in !be multiplier's barrel 
shiner 
3. Inverler I Inverler2 
nlelnvertertakesasigncd ·ma~nitudeval \le andillvert.\!bevaJucbi ts 
H\ preparation fo r Is' complemelll computatiolls, lrlVerter2 take,1 a 26·bit {3 
Is' coulplement number alld inverts il i5 the resnl1allt signed-magnitude 
vatueIS Iltgative 
In tbe t1oating-poin t multiplier, Manset inputs bit indicatillg shifl 
direClionaJ1(i tbe4S-bil.producl. Similar in fUllction tobit,hift , if a right 
,hift i, indicated. a l.:ro is pr.:ptnded to bits47-1 of the product and !be 
0·····
' ,, ·· 
.. , "-' , . M . • ' 
" ,~ ... 
IOSLbit outpUllS ~eL, O!berv,'isc,!be product is unaltered 
rllt 23 -bi \, POll-founded rn~"lissa, S-b il r~sulUlnl t"punen l, and 
d"nulUlalized, underflow, ~"d overfluw lIas s ~'" used in Ihis module to 
ensure currect tjnaJoutput. Iflbedeno!lJlaJizw flag is set, the final 
expenenl oull'ul is sel to zero_ For an underllow. the ~xpOn~nl and mantissa 
O···'· · '·" ~ ''':'' '' . 
, " 
va.iuesa.rese\tO}.efO. AnoveriiowseISllrcexponenllo"\lJJI11 1" andsn<; 
an i.ntjn ite-re'Su lt flag 
Tti'S module,;el$ llle mantrssa 10 !_cro 11' a ;'1,,11 gre~le f tban 50 is 
indlCat~d fo r tbc pruduct o 
Rou"d~r implements the four IEEE rounding modes through the usc of a 
Motorola 68(>10 rounrllng alSOllthm [Ref. 91. The rienormaliurl flag 
and an indicator to incremell1 the exp'.)II~!ll is produced. Tabk 2 
~., .... " .•. 
d~s cri bes ~_ad) ruunding mode ~Jl(1 f&julre,j sCleclJOH values 
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Result 
00 Rounil w Minus Tbe result is tiJevalue closest to and no greatcriban (he Infinitely 
preciseinlcnncrtiate rC$u ll (pmsibly minus infmi(y) 
01 Round 10 Near~,SI Therepresentah1evalucnearcMlolheinfinildyprecise 
inlCrmcdiale value is the re;,ull. lflhe IwoncareSI representable 
valuesareequalJynear(alie),ibtnibeoncw iib (he leaSt 
significlini bit equal lOzcro (cvcn) is ibe resuh. Thisi, 
somdimes referred to as "round to even" 
10 Round 10 Plus Tbe result is ibe value closest to and no IC$s iban ibc intinildy 
precise intermediate result (possibly plus infinity) 
~CC~hO~P;M70=d'~----~~T~~~"="'~h=i'~m'='=~IU=' ='Jo="="=W=,"='d="o=g='''=''='i=''m~,=,,=,j1U=''~~ 
I 
thall,theinfinite(ypr(,Cise illlcrmedia leresull Th is etfc{O\lve!y 
ctears \he bits 10 ibe right of the rounding point 
Table 2 - Rounding !\Iod", 
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Ibe!TIultiplier !HGsenlS four differentsb ih possib ilities 
If the mOSI si):JlI ticanl bil IS on ~ , th ~ mantisoa muSI b€ shi fted 
rigbton~. p laceand one added to the e ~ponm l 
If the third mos t sIgHirlCaIllbilIS 1,lbernilJllIs,amuSIOC 
, biftwlelloneplacean<"lone subtraCied fromthe ,, ~pone l! l 
Ifthenponentva l ue i sg real~rtban theyaluethatindicales 
lhe location of tbe most s i gmfic~nl set bit , Ih~ mantissa mUSl 
0··,,··· ' , :~: <" :~ ': • 
• ·"' T 
. ~ 
be ,hiftw left a yalue equal 10 the loca tion mmus two The shifted ya lue must also be subtrantd from 
the exponenl 
lftheexponcnt vaJueislesstbanorequailOlhe va luelhal indicaleS II)eJocalionoftbemosl 
slgilifican tStlhi l,themaniissarnusibesbi fi edlefl 3valueequai IOtbe exponentvaJue Tbe 
exponent must Ilotn be sel to l£ro 
E~amples oflbese options arr presenw.d in Table 3. ShlflS ~.llakes alltht values r:lquired to detennl!le 
whiCh poss ibility exists and ou tpUls the correct sbift direction. sbift amount and exponent value 
10000 Right 5 6 01.000 
1 
01.000 I' 1 0)000 1 
Tahle] _ Floating Point Multiplier Sh.ift Options 
i'tlt vcbec~ modu le [<Ikes Lbe incmni.ng data and formals it for 
processing through il> host unit. Mler fir>! cbecki.ng for an infinit~ or 
Nao'J inpul. data is cbaracterized a<; lIormalized or dcnormalizcd 
NonnaJiud values have 111 t>it prepellded to the mantis>a value. while 
denonnalized nucnbers gela uro allacb~d. Th~ expon.:ntiaJ value for 
denormalized numl>er, are also set to I in accordanccwiLb Lbc excess 127 code 
Figure 12 - Floating PoInt Adder Stage I 

Figure 14 - Floating Point Add~r Stag~ 3 





"'i!;"r~ 18 - )<'loati ng Poin t Multiplier Stage I 
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Figun 21 - floating Point Multlpliu Stage 6 
Figure 22 - Flo .. t;"g Point Multiplier Stage7 
F, CHIP SIJ\.1ULATION 
Afwr!boo: HDL axle was writlen, initial debugging awl testing was aCC(lmplislled using Verilog 
lnter.;ClI ve ly Testbencll programs, ''mplcnst'' and "&IdemI" were used to verify operation. Venlog 
command files were WriUCll to automate tracking of regiSI~r values during simulation. The "SUJonitor" 
and "Sgcwaves" commands ,,"'ere used to record input/output transitions and to grapbically display the 
waveforms of up 10 rwemy nets. Tile test vectors u~d lncluded nonnalized a, ,,1 denormalized numl)cr.;, 
zero, infinity. and NaJ\s. After tbese initiallCsl~, the "f]ladder" and "fprnplier" files were compIled 
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througb Epoch using the "Veri loglN" procedures Tills seri~,s of StepS cOllvrns (he Veril0l< StruC(lH~ j 
description into an Epoch nelli sl . Synthesis on logic descriptions is also performed, Tbe compilation 
process also checks for mismatchedlld widths and unconnected inputs or outputs , Timlllg informatiou is 
also embedded into !be design, lbe "VeruogOUl'" proudure translates the Epoch nctlist into a new 
Venlog HDL file . 111is Jjlecan be run using Verilog to veri fy operation and timing. AI, optional 
Testbcnch tile can also be gt:n~ra(ed to aid in simulation, VnilogOUT tiles were generatw for the ftoatlng 
point adde r and IIHrltiplieL Success IIl!bC siHllllatiOIl using these flies were accepted aSlI final check 011 
the tffiLdescriptioll 
Afte-r compllation of the complo multiplicr and 4 input complex adder cells. t~SLS IIS!Jlg tbe 
VcrilogOUT files were tried, After nwncrOLlS failures duc LO inadequatc memory for the data~tructurc, 
Verilogcode testing be;'ondthe lIll lial levels was abandoned. Error codes illdicateda requiremcnt for 
over 76 mcgabytes of memory and consult~ti ons with the system admin istrator failed to providr a practical 
solutioll Epoch provides an option to produce top-level on ly VcriJogOUT filcs . This rna;: provide an 
alternative to tlliS t}lle of testJng. Time constIaints prrW lllerl furlber explo ration of this option. AppendIX 
G ~nd H contains the f1oatin~ point a d ll~f and float ing poinl multipl ier teSlbencb pr og ram~ used and 
tX:lIJl plesof simulalioll results 
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v. CHIP FLOORPLANNING AND TIMING ANALYSIS 
A. EPOCH FLOORPLANNING 
following me creation of an Epoch netlis!. me design was ready for ule Epoch dcsign cOUlpil~t ion 
process Ibis is initiated by using me --Automatic Compile·· command. This step comple tes the following 
actions 
Divide, ,tandard cells into standard cell grou ps 
Tile final outpul i.1 a finislled chip de,sign consisting of ~ core and a surrounding pari [illg. Figure ~3 
show, an example o f a llOn-opLimi<:ed cbip la;..oul (wimoulparls) ~fter automatic compile. In thes.e 
examples me lower level modules have retained their identity, 'Ibis is done by including a 
"FI>"'EDIlLOCK" compi ler directive in the Verilogcode, If tlli s is done for low level modules. groo,s 
lioorplanlling ind'hciellcies can occur. IH a rinal deSign the "FlXEDBLOCK" attribute should he 
removed, al lowing optimal placcmcn[ of Sllmdard cel l;, anrl cell blocks. Afler routing and placement. !lit 









:;': ~5X\t-§; '§'F"§W·· 'j5ii,,·,"#i!i·;, is 
Figl1re23· Fl<.>OrpLanning 
B. TACTIC HMING ANALYZER 
Timing analysis is dol\('. using the TAcne tooL. Tkse algorithm,l use the placement and timlllg 
infonnation to produce a graphical display of all timing paths and timing violations (figure 24). By 
'zooming in" on the critical Lines in !.bis full display. node I~bt:ls can be seen and the critical uming paths 
identified (Figure 25). These names relate dir«tly to !.be Veri lo).: HDL modules_ The Lime values along 
tlle bonom of the display indicate the nod" transition within one clock period. This allow~ timing Iklay\ 
to be quickly pinpointed. At this point design iteration is used to improv~ timing through design code 
Figure 24 TACTIC timing graphical display 
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Figure 25- Single liming patb display 
The two most critical timing paths in this dc.\ign are ill stage four of the floating point multiplier and 
stage six of the floating point adder. E~ces,ive ddays occur in these paths due to the serial use of addtls 
and incremenlers . Simulation i ndicat~s a maximulll clock speed of 2S Mhz. However. placing additional 
registers along thesr two paths will inoea.se operating speed to 45 fl.1hz. Addition~l timing delays "ere 
caustd by e'Cl'ssivt fan -out of the clock signal. The clock routing algorithms embedded in Epoch do not 
baJ~nce skew b~",,'een clock nets [Ref. &l- Clock buffer trees as shown in Figure 26 ~re therefore required 
Figure 26- Clock hufferlrff 
C. FIN AL CH IP DESlGN 
The final radix-4 complex fluating poml bUllerfly design contained over 434,000 lIans is\ol.l OIL a 
271,000 square mli Ch IP, Each flOMing poin! arlder requires 10,000 sq . mils anrl 14.312 lIansilions_ Tbe 
fl oating po inl multip liers tach cover 20.507 S\ I, mils and use over 55,000 tramiSlOrs. Tim e reSlIJ.lill, 
prevenled simulations of tbe complete design, bowever tbe floating point adder and floatin g point 
multiplier porlJon, were le~[cd extensively . i\ppcndi ~ A contain., the specifications for the majOr design 
components. Appendix C arId 0 wnta;n the Veri log HDL compilation and Epoch amocompilatioll 
repo rts. Apl'~ndix G contain color plates 01 we (b ip Jayoul ami floorplan Appendix H (ontains Epoch 
grnera ledspedficalions forase1eded se l Ofpm lS 
U. CHIP TESTl;"llG 
MemOlY wnslraint pr~vcntt:d extensive t.;sling uf llle Verilug HDL code fo r th is dc.l;gn, Time 
Limiwlllms al.,o conlributed 10 an inab ilily complete testi ng f ollow-on work sbo"ld focus on either 
ohtaining the memory r~so"rces req uired for Vm logOm ~ode l~StiH g or using the top-level only oulPUl 
oplion, lmpro"tmenl effom ,bould foc us on increasing the number ofregi,ters in thG ha[h [he. f1O~li ng 
poJJJ! adder and multip lier. Th~ lWO rnost complicaled modul Gs , Round~.r arrd Shifl-Sel, are also 
canrii(\atts for additional testing 
VI. CONCLUSIONS AND RECOMMENDATIONS 
This project has resulted in the design and sucessful simulation of an IEEE standard. 32-bit, FFf 
Transfonner The final design uses 434.138 transistors in a 204 pin. 440 ~ 615 mil pacbge. The 12-slage 
complex adder and 13-stage cOlJlple~ multipl ier will operate at a 25 ~1bz cloc~ speed amI dis>ipate ,8 
wallS of power. This work has also shown the utility of thestJ1Jctl.lfed design envu-onmem alforded by the 
use of Veri log and Epoch. This software gives the individual compkte control through all ptlasesof a 
design. The fact tbat the bulk of tlli s work was completed in 60 days attests to thi, software's capabi lity 
Design improvement eflons sbould focus on imTeasing the number of registers in hoth tbe floating 
point addn and multiplier Timing delays caused by the se rial use o f adde rs and increment.er~ has 
resulted iu a c lock speed slower tban lhe 45 MIll design goal , Dividin~ the Rounder function into two 
ul{xJu lesand including anaddi tionaJ pipelincstage will im:rease chip speed, Design changes aU-n ed at 
avoidmg tbe serial u,~ of adders and incrementer;; in tloating point multiplie r stage five and float ing point 
adder stage sL, Should also be completw. A reduction in chip sizc will be real ized once a.8 mil ru le set is 
madeavarJable for Epocll. A recompiJation Orlhe design with the Epoch "FlXEDRl..OCK" aUJlbute,; 
removed would rnul t in a higher transi>!Ordensit y. This would result in funher siu red uCllOns 
Although Veri log COntains powerful conSlnrclS for tbe design engineer, its usc is hampered by tbe lack 
of a graphicaJ interface. Such inlerfaCl:S ha,'e been developed by couwlerciaJ vendors. A graphical 
interface wOldd greatly improve ~ffic ie ncy whe" creating a large design 
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APPENDIX A SPECIFICATION SUMMARY 
GEOST A T version 2.1. 
Copyright 1992. 1993 Cascade Design Automation Corporation. 
CASCADE base location: lIocalJepoch 
Project: Itmp_nmtlhlkeplecu2/kljackso/projectslthesis2 
Ruleset: CDAlu2mlp 
Technology : cmos 
Reading file fftchip .. 
Print file root statistics 
Bounding Box: -559500, -782 110, 559505, 7821 10. 
11190.050 x 15642.200 microns. 175036999.240 square microns 
440.553 x 615.835 mils, 271307.906 square mils. 
Number of Pins = 204 
Number of uniquc cells = 6. 
Number of Blocks 420 
Number of Suh-Glues =: 1 
Total Number of Instances = 421 
Total number of nets == 408. 
Total mctalilaycr route length = 1896987.84 microns 
Total metal2 layer route length = 397789.68 microns 
Total meta13 layer route length == 0.00 microns 
Total route length = 2294777.52 microns 
Total number of vias == 3918 
Total number of segments", 0 
Reading transistor view .. 
rOlai number of 434138 transistors. 
0.625 Square mils per Transistor 
1.600 Transistors per square mil. 
Power Dissipation = 762555 micro-watts. 
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GEOST AT version 2. 1 
Copyright 1992, 1993 Cascade Design Automation Corporation. 




Reading me fft .. 
f>rin! file root statistics. 
Bounding Box -6520, -6750, 946430,1427090. 
9529.500 x 14338.400 microns, 136637786.522 square microns. 
375.177 x 564.504 mils, 211789.000 square mils. 
Number of Pins = 814. 
Number of unique cells = 24. 
Number of Standard cdls '" 684 
Number of Sub-Glues = 2 
Total Numbe r of InSlilllCCS = 686 
Total number of nets = 958. 
T alai metal I layer route length = 2019410.72 microns. 
rotal meta12 layer route length = 803834.56 microns 
Total mcta13 layer roule length = 0,00 microns. 
Total roUie length = 2823245.28 microns. 
Total number of vias == 25628. 
Total number of segments == o. 
Rcading transistor view. 
Total number of 433648 transistors. 
0.488 Square mils per Transistor 
2.048 Transistors per square mil 
Powcr Dissipation == 708729 micro-watts 
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GEOST A T version 2.1. 
Copyright 1992, 1993 Ca~cade Design Automation Corporalion. 
CASCADE base location: /local/epoch 
Projcct: Itmp_mntlhlkepJer_u2IkJjacksolprojectslthesis2 
Rulcset: CDA 1 u2m 1 p 
Technology: cmos 
Reading file comple;caddcr_ 4_input .. 
Print file root statistics. 
Bounding Box: -1540, -10630, 577745, 721510. 
5792.850 x 7321.400 microns, 42411772.139 square microns 
228.065 x 288.244 mils, 65738.375 square mils. 
Numher of Pins = 457 
Number of unique cells = 3 
Number of Standard cells = 10 
Numher of Suh-Glues = 6 
Total Numher of Instances = 16 
Total number of nets = 494. 
Total metal] layer route length = 912923.76 microns. 
Total metal2 layer route length = 218564.56 microns. 
Total meta13 layer route length = 0.00 microns. 
Total route length = 1131488.32 microns. 
TOIal number of vias = 5936. 
Total number of segments = 0 
Reading transistor view .. 
Total number of 145962 transistors 
0.450 Square mils per Transistor. 
2.220 Transistors per square mil 
Power Dissipation = 215625 micro-watts. 
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GEOSTAT version 2.1. 
Copyright J 992, 1993 Cascade Design Automation Corporation. 




Reading file complex_mplier ... 
Print file root statistics 
Bounding Box: ·600, 0,792530,946430. 
7931.300 x 9464.300 microns, 75064 199. 192 square microns. 
312 .256 x 372.610 mils, 116349.742 square mils. 
Number of Pins == 797. 
?\'umber of unique cells = 4. 
Number of Standard cells = 10 
Number of Sub-Glues 6 
Total Number of lns[anccs == 16 
Total number of nets = 366. 
Total metali layer route length = 944627, 12 microns. 
TOlal rne la121ayer route k ngth = 470926.20 microns. 
Total mctal3 layer route length == 0.00 microns. 
Total route length = 1415553.32 microns. 
Total number of vias = 7380 
Total number of segmenb = o. 
Reading trallSistor view .. 
Total number of 269670 transistors 
0.43 1 Square mils per Trans istor. 
2.3 18 Transistors per square mil. 
Power Dissipation = 434280 micro-watts. 
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GEOSTAT vcrsion 2.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation. 




Reading file fpadder .. 
Print file root statistics. 
Bounding Box 0,0,230800,279500. 
2308.()()() x 2795.()()() microns, 6450860.000 square microns 
90.866 x 110.039 mils, 9998.853 square mils. 
Number of Pins = 146. 
Number of unique cells = 55 
Number of Standard cells = 1300 
Number of Datapaths = I 
Total Number of Instances = 1301 
TOlal number of nelS = 1469. 
rotal metal I layer route length = 495568.28 microns. 
Total metal2 layer route length = 334620.30 microns 
Total mctal3 layer rOUle Icnglh = 0.00 microns. 
Total route length = 830188.58 microns. 
Total number of vias = 28375. 
Total number of segments = 0 
Reading transistor view .. 
Total number of24312 transistors. 
0.41 1 Square mils per Transistor. 
2.431 Transistors per square mil 
Power Dissipation = 35636 micro-walls. 
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GEOST A T version 2.1 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: floeal/epoch 
Project: Itmp_mntl1lfkepler_u2/kljackso/projl:clsllhesis2 
Rulcsc t: CDAlulmlp 
Technology: cmos 
Reading file fprnp)icr ... 
Print file root statistics. 
Bounding Box: -9240, -3040, 378445, 338725. 
3876.850 x 3417.650 microns, 13249716.358 square rnicron~ 
152.632 x 134.553 mils, 20537.102 squarl: mils 
Number of Pins::: 262. 
Number of unique cells ::: 66 
Numher of Standard cells == 1077 
Number of Datapaths = 2 
TOlal Number of Instances == 1079 
Total number of nets = 1272 
Total metal I layer route length = 769149.68 microns 
Total metal21ayer route length = 368610.44 milTons. 
Total meta13 layer route length = 0.00 microns 
Total route length ;:; 1137760. J 2 microns. 
Total numbcrofvias = 29776. 
Total number of segments = O. 
Reading transistor view .. 
Total number of 55239 transis tors. 
0.372 Square mils per Transistor. 
2.690 Transistors per square mil 
Power Dissipation", 91287 micro-watts 
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GEOST AT version 2.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location : IlocaUepoch 
Project: Itrnp_mntlh/kepler_u2fkljacksolprojects/lhesis2 
Ruleset: CDA lu2m 1 p 
Technology: cmos 
Reading file rounder . 
Print file root statistics 
Bounding Box: - 1160, -490, 2560, 4165 
37.200 x 46. 550 microns, 1731 .660 square m.icrons. 
1.465 x 1.833 mils, 2.684 square mils. 
Number of Pins = 57. 
Number of unique cel ls = 8. 
Number of Standard cells = 58 
Total Number of Instances = 58 
Total number of nets = 114 
Total metalllaycr routc length = 0.00 microns. 
Total meta12 layer route length = 0.00 microns. 
Total mctal3 layer route length = 0.00 microns 
Total route length = 0.00 microns 
Totalnumbcr of vias = 0 
Total number of segments = O. 
Rcading transistor view .. 
Total number of701 transistors. 
0.004 Square mils per Transistor. 
261.170 Transistors per square mil. 
No power dissipation value foun d 
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APPENDIX B VERI LOG HDL CODE 
module addertst; 
/I epoch set_attribute FLXEDBLOCK = 1 
reg[1:0] rnd_mode: llrounding mode 
reg[3 !:O] Ain,Bin; 
reg clock,clear; 
'include "header. v" 
integer ij; parameter cycle=JOO; 
fpadder INST AN (clear,duck,Ain,Bin,rnd_mode,regout5); 
initial clock=O ; 
always #(cyc!el21 clock=-clock; IIgenerator 
#(cyde) !\in = 32'h400J0000; Bin =31'h40000000; ruu_mode =0; clear = 
$dispJay("\n ********** Positive X Positive (Nonnalized) Ipos + pas exp 
************\0"); 
#(cycle) !\in = 32'h71800000; Rin =32'h4{)()()OO()(); rnd_modc =0 ; clear = 
#(cycle) Ain = 32'h73cOOOOO; Bin =32'h40000000; md_mode =0; clear = 
$disp!ay("\n ****************** Pas x Pas I neg +neg exp 
************ \n") ; 
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#(cycle) Ain = 32'h038Q01X)(); Bin =32'h03800000; md_mode :=0; clear == 
$dispJay("\n *****H*********Positivc (Norm) X Positive (Un norm) 
" ****************\11"); 
#(cycle) Ain = 32'hOO800000; Bin =32'h004()()()()(); rnd_mode =;0; clear = 
$display("\n H***********n*positive X Positive (Unnorm) 
**** *********** * \n '" ); 
#(cycle) Ain = 32'hOO400000; Bin =32'h00400000; md_mode =0; clear = 
$display("\n u*n******* *****"'* Negative X Positive 
*****************"*I.n"): 
#(cyclc) Ain = 32'h81811 100; Bin =32'hG I 800000; md_mode =0 ; clear = 
$dispJay("\n ****************** Negative X Negative (underflow) 
********************\n") ; 
#(cyclc) Ain = 32'h8180011 1; Bin =32'h81811100; md_mode =0; clear = 
$dispJay("\n ******************* Negative. x Positive 
*******************\n"); 
#(cycle) Ain = 32'h4400II00; Bin =32'h83800000; md_mode =0; clear = 
$display("\n .. *********,. .... **,..w,.,. ... '" 2x2=4 
,.,.,.**************W****'". \n"); 
#(c ycJe) Ain = 32'h44()()()(x)(); Bin =32'hde()()()(X)(); md_lHode =0; clear = 
$display("\n *,..********w**,.. .. * Negative x Negative 
***************"*;'*\n"); 
#(cycle) Ain = 32'hdcOOOOOO; Bin =32'hdeOOOOOO; md_mode =0; clear = J: 
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SdispJay("\n ** .... ******* * .. ****** Denor x Denonn 
*"********"*******\n"); 
init ial begin 
#(cyc\e) Ain == 32'hOOJOOOOO; Hin ==32'hOO l !XXXlO; md_mode ==0; dear == 
$dispJay("\n * .. *************** Inf x pos ************ .. ** \n ") ; 
#(eycle) Ain == 32'h7f8000IO; Bin ==32'h4OOCXX1iO; md_mode =0; clear == 1: 
#(cycle) Ain == 32'h7fc1I11I ; Bin ==32'h40011111; md_mode =0; clear == I ; 
#(cycle) A in ==32'hOOOOOOOO; Bin = 32'hOOOOOOOO; rnd_mode=O: 
#(4*cycle); 
#Cycle $finish; 
Smonitor ("%Od ". Stime •• "clock: %b \n\n A sign: %h \n A mantiss<l: % b \n A 
exponent: % b". clock,Ain[3l].Ain[22:0].Ain[30:23], 
"\n\n B sign: %b \n B mantissa: %b \n B exponent: 
% b" ,Bin[3l] ,B in [22 :0] ,Bin [30:23], 
"\n\n Res sign: %b \n Res mantissa: %b \n Res exponent: 
%b" ,regouI5[31],regout5[22:0] ,regout5[30:23 ], 
"\n\n Rounding Mode : %b Clear: %b ",rnd_mode,c1ear, 
"\n\n NAN: %b fNF: %b OVFL: 'lob UNFL: %b INEXACf: %b 
\n\n" ,regouI5[3 5] ,re goutS [3 6], regoUl5 [3 3],regoUl5[ 32] ,re gou15 [34]); 
endmodulc 
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module bitshift (in,oul,]oscbil .exp_add): 
I/epoch pre_compiled bitsttift 
input [25:0J in; Ili npUl operand 
output [25:0] oul; IIresul t operand 
output ]os!_bit,exp_add; 
reg [25:0J om ; 
reg losCbil,c;t;p_add; 
always @ (in) begin 
oUl:;shifl (in); 









II shift function 
function [25 :0] shift; 
input [25:0] in; 
if(in[25]==1 ) 




/I Parameter Declaration 
parameter NUMBER_SIZE = 32; 
parameter CYCLE= 10; 
parameter EXP _SIZE = 8; 





reg lCOMPLEX_NUMBER_SlZE-I :Oj Reg_A, ReR-B, 
Prc_l, Pre_Z, Pre_3, 
Result; 
reg [INSTRUCTION_SIZE-LOl 
reg rSTATUS_REG_5IZE-l :0J fpsr: 
IIInstruction Fields 
'define OPCODE ir[3:0}; 
'define VALID ir[4J; 
'define PROCESS ir[S}; 
/I Define opcades for each instruction 
'define NOP 4'bOOOO 
'define STALL 4'bOOOJ 
'define FLUSH 4'hOOlO 
\lefme CADn 4 'bOO l I 
'defme CM UiA'bOIOO 
' define FFT4 4'b010 I 
reset; 
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/Jt:pocb Sd_attribllte AXEDBLOCK=l 
/Iepocb pre_compiled complex_mplier 
pararw:ter NU~IDER SIZE=32; 
mput c1ear,clock; 
input lNUMHER._S1ZI-:-l :0] A_R.eal,A_lmag,H_R.eal,H_lmag; 
input l1 :0] md_mode; 
OUlput [NUMRER_ST7E-l:Oj Prod_Real,Prod_Tmag; 
output l4:0j FPSR.; 
wire :\'LoYf,:\Lunf,M_inexact,M_nan,M_inf,ovfl,unfl,inexact,nan,illf; 
reg [31 :0] Prod_Rcal,Prod Imag; 
reg [4:0] PPSR; 
//epocb sct_attribme AXEDRI DCK= 1 
fpmplier FP _Multiplicrl (clcar,clock,A_Rcal,B_Rcal,rnd_rnode,FPI_oUI), 
I-V _ M llitiplier2 (clear ,clock,A _Real, B _ Imag ,md _ mode,FP2 _out), 
FP _Mulliplier3 (clear,c1ock,A_Imag,B_R.eal,md_moue,rP3 _om), 
FP _Multiplier4 (clear ,c1ock,A_Imag,B_Imag,md_mode,FP4_out); 
stdor4 or 1 (I'P 1_ oull3 2 j ,FP2_ ou 113 2 j ,FP3 _ oull32 j ,I'P4 _out [3 2] ,M _ oyf), 
or 2(FP 1_ oul[3 3] ,FP2 _out [3 3] ,FP3 _ out[ 33] ,FP4 _out [33] ,M un f), 
or3(I'P l_out[34],I'P2_out[34],rP3_out[34].FP4 _ out[_14],M_incxaCI), 






or9(ResuIUmag[35 j,Result_Real [35],M_nan,nan), 
or 1 O(Resu I Umag[36],Result _Real [36],M_ inf,inf); 
always @ (ResulClmag or Result_Real) begin 







complcx_ adder_ 4_inpuI(clear,c1ock, rnd_illode,A_Real,A_l rnag,B_ReaJ,B_Imag,C_Re<lI,C 
_Imag.D_ ReaLD_Imag,ResulcReal,Result_Imag,FPSR); 
Ilepoch set_anribute FIXEDBLOCK==l 
/I epoch pre_compiled complcx_adder_ 4_input 
'define Result l Result I [36:32] 
'define Rcsult2 Result2 [36:32] 
'define Result3 Result3[36:32] 
'define Result4 Rcsuh4[36:32] 
' define Result5 Result5[36:J2] 
'define Rcsult6 Result5[36:32] 
parameter NUMBER_SIZE=32; 
mput clear,c1ock; 
Input [NUMBER_S lZE-l :0] A __ RcaJ,A_Imag,H_Real,B_Imag, 
C_ReaJ,C_lmag,D_Rea],D_Imag; 
mput [1:0] 
output [NUMBER_SIZE-l :01 Result_ReaI.ResuIUmag; 
output [4:01 !-'I'SR; 
reg lNUMBER_SrZE- l :Ol Resul,-ReaJ,RcsulUmag; 
[4:0J FPSR; 
[36:01 Result 1 ,Result2 ,ResuIt3,Result4,Result5,Result6; 
!4:0J Partjal~FPSR; 
M~ovf,M_llnf,M_inex;u;t,M_nan,M_ i nf,ovfl,unfl ,inexact,nan, i nf; 
reg l3 1:0J Pro<CReal,Prod_Imag; 
always @ (clock) begin 
Result_Real= Result5l3 1 :0]; 
Resu lClmag= Result6[3 1:0]; 
eod 
lIepoch secattribllte FIXEDBLOCK= I 
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fpadder FP _Adder! (dear, clock,A_Real,B_Real,md_mode,Resul!1), 
FP _Adder2 (clear, clock, A_Imag, B_Imag,md_modc,Resul!2), 
FP _Adder3 (clear, clock, C_Real,D_Real,md_mode,Result3), 
FP _Adder4 (clear, clock, C_lmag, D_lmag, rnd_mode, Result4), 
FP _AdderS (clear. clock, Resultl l31:0J.Result3l3 1:0],rnd_mode, ResultS), 
I-'t> _Adder6 (clear, clock. Result2[31 :0], Result4[31 :OJ,md_mode, Result6); 
stdor4 or 1 (Resu! t I [32],Result2[ 3 2 J ,Result3[32] ,Resul t4 [32 J ,Partial_FPS R [0]), 
or2(Resu It 1 [33 ),Resu!t2[3 3j,Resuli3l3 3 J ,Result4 [33 J,Part iaU"''PSR [ 1]). 
or3(Resu! II [34 l ,Rcsult2[ 34],Rcsult3 [34].Rcsul t4[ 34 J ,Partial]PSR [2]) , 
or4(Resul t 1 [35 J,Result2 [3 5],Result3 [35],Rcsult4[35].Partial_FPS R[3] ), 
or5(Result 1[36J ,Result2 [3 6J,Result3 [36] ,Result4 [36] ,Partial JPS R [4 J); 
stdor3 or6(ResultS[32],Rcsult6[32],Panial_FPSR[0],FPSR[0J), 
or 7 (Result5 [33] ,Result6[33] ,Parti al_ FPSR [ 1], I-''PSR [ 1 D, 
or8(ResultS [34] ,Resul t6[ 34] ,PartiaU'PSR[ 2] ,FPSR[2 D, 
or9(ResuItS [35 J ,Rcsult6 [35 J ,PartialJPSR[ 3].FPSR[3 D, 
Of I O(Rcsult5 [36 J .Resul 16[36 J ,Panial_FPSR [4],FPS R [4 J); 
cndmodule 
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module encoder (in,out); 
Ilc pO\;h pre_compiled encoder 
input [47:0J in; 
output [4:0J out; 
reg [4:0) out,a; 
reg [47:0J Ii: 
always @(inorhora)begin 
out=encode(in); 
func tion [4 :01 encode; 
input [47:0j in; 
begin 
h[47]=in[47J; 
hl46J=in[46J & - in[47] ; 
h(45)=in [45J & -in[46] & -in[47] ; 
h[44J=in[44] & - in[45] & -in[46) & -in[47]; 
h(43)=in[43] & -in[44 J & -in[45] & -in[46] & -in[47]; 
h[42J=in[42] & -in[43] & -in[44] & -in[45 ] & -in[46] & -in[47); 
h[41]=in[41] & -in[42] & -in[43 ] & -in[44] & -in[45] & -in[46j 
& -in[47]: 
h(40)=in[401 & -inl41] & -in[42] & -in[431 
& -inl44j & -in[45] & -in[46] & -in[47]; 
h[39]=in[39] & -in[40] & -in[4Ij & - in[42] & - in[43] 
& -in[44j & - in[45] & -in[46] & -inl47] : 
h[38]=in[38j & -in[39[ & -in[40] & - in[41] & -in[42] & -in[43] 
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& -in[44] & -in[45] & -in[46J & -in[47]; 
h[3 7]=in[37] 
& -in[38] & -in[39] & -in[40] & -in[4lJ & -in[42J & -in [43] 
& -in[44] & -in[4S j & -in[46) & -in[47] ; 
h[3 6]=in[36] & -in[37] & - in[38] & -in[39] & -in[40] & - in[41 ) 
& -in [42] & -in[43j & -in[44) & -in[4S] & -in[46] & -in [47) 
h[35]=in[35] & -in[36] & -in[37] & -in[38] & -in[39] & - in[40] 
& -i n[41 ] & -in[42] & -in[43] & - in [44] & - in[45) & -in[46] 
& - in[47] ; 
h[34]=in[34] & -in[35] & -in[36] & -in[37j & -in[38] & -in[39] 
& -in[40) & -in[41 J & -in[42] & -in[43j & -in [44] & -in[4S) 
& - in[46] & -in[47]; 
h[33 ]=in[331 & -in[ 34] & -in[3S] & -in[36] & -in[37J & -in[38] 
& -in[39] & -in[40] & -in[41] & -in[42j & -in[431 & -in [44] 
& - in[45] & - in[46] & -in[47] ; 
h[32)=i n[32] & - in[33 ] & -in[34] & -in [35J & - in[36] & - in[3 7] 
& -in[38] & - in[39] & -in [40j & -in[41 ] & -in[42] & -in[43] 
& -in[44] & -in[45] & - in[46] & -in[47]; 
h[31 ]=in[31] & -in[32] & -in{33] & -in[34] & -in[35J & -in[3ti] 
& -in(37) & -in[38] & -in[39] & -i n[40] & -in[41] & -in[42J 
& - in[43] & -in[44J & - in[45] & -in[46j & -in[47]; 
h[30]=in[30] & -in[3l] & -in[32] & -in[33j & - in[34] & -in[3SJ 
& -in[36] & -in [37J & -in[38] & -in[39] & -in[40] & -in[4 1J 
& -in[42] & -in[43] & -in[44] & -in[45] & -in[46] & -inI47] 
h[29]=in[29j & -in[30J & -in[3 l] & -in[32J & -in[33] & -in[34] 
& -in[3S] & - in[36] & -in[37] & -in[38] & -in[39] & -in[40] 
& -in[41] & -in[42] & -in[43J & -in\44] & -in[4S] & -in[46] 
& -i n[47 ] ; 
h[28]=in[28] & -in[29] & -in[30] & -in[3 l ] & -in[32] & -in[33] 
& -in[34] & -in[35] & -in[36] & -in!37] & -in[38] & -in [39] 
& - in[40] & -in[41J & -in[42] & -in[43] & -in[44] & -in[45] 
& - in[46] & -in[47]: 
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h[27J=in [27J & -inI28] & -in[29] & -in[30J & -in I3 1] & -in[32J 
& -in[33J & -in[34] & - in[35] & -in[36] & -in[37] & -inI38] 
& -in139J & -in[40J & -in[41] & -in[42] & - in[43] & -in[44] 
& -in[45J & -in [46J & -in[47] ; 
h[261=in[261 & - in[27] & -in[28J & - in[29] & -in[30J & -in[31] 
& - in[32] & - in[33J & -in134J & -in[35] & -in[36] & -in[371 
& -in[38] & -inI39] & -inI40] & - inl4 lJ & -in[4l] & -in[43] 
& -in[44J & -in[45] & -in[46] & -in[47 J ; 
hI25]=in[25] & - in126) & -in[27] & -in[28] & -in[29] & - in[30J 
& -in[31] & -in[32] & -in[33] & -in[34] & -in[35] & -in[36] 
& -ill[37] & -in[38] & -in[39] & -in[40] & -in[41J & -in[42] 
& -in[43] & - in[44 ] & -in[45] & -in[46] & -in[47J; 
h(24]=in[14J & -in[25] & -in[26] & -in[27] & -in[lR] & - in[29] 
& -in[30] & -in(31] & -in(31J & -in[33] & -in(34] & -in135J 
& - in[361 & -in[37] & -in[38] & - in[39] & -in[40] & -in[41] 
& -in[42J & -in[43] & -in[44] & -in[45] & -in[46] & ,·in[471 
h[231=in[23] & -in[24] & -in[25] & -in[26] & -in(17) & -in128J 
& -in[291 & -in[30] & -in[31] & -in[32] & -in[33J & -in134J 
& -in[35] & -in[36] & -in[37] & -in [38] & - in [39) & -in[40] 
& -in[41 ] & -in[42] & -in[43] & -in[44] & -in[45] & -in146J 
& -in[47] : 
h[12J=inI22] & - in[23] & -in[24] & -in[25] & -in[26J & -in[27] 
& - in[28] & - in[29] & -in[30] & -in[3]) & -in[32J & -in[33] 
& - in{34] & -in[35] & -in136) & -in[37] & -in[38J & -in [39] 
& -in[40) & -in[41] & -in[42] & -in[43] & -in[44J & -in[45] 
& - in[46J & -in[47] ; 
h[2 1]=in[21] & -in[22J & -in[13] & -in[14] & -in[25J & -in(16] 
& -in[17] & - in[18] & -in[29] & -in[30] & -inI31] & -in[32] 
& -in[33] & -in[34] & -in[35) & -in[36) & -in[37] & -in[38] 
& -in[39] & -in[40] & -in[41] & - in[4l] & -in[43] & -in[44] 
& -in[45J & -in[46) & -in[47 J ; 
hI20J=in\10] & -in[21] & -in[22J & -in[23] & -in[24] & -in[25] 
& -in[26] & -in[27J & -in[28J & -in(19) & -in[30] & -in[31J 
& -in132J & -in[33J & -in[34J & -in[35] & -in[36] & - in[37J 
& -in[38] & -in [39] & -in [40J & -in[41J & -in[42] & -in[43] 
& -in[44] & -in[45J & -in [46) & -inI47J: 
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h[19]=io[ 19J & -io [20J & -io[21 ] & -io[22J & -io[23) & -io[24] 
& -io[25] & -io[26] & -io[27] & -io[28] & -io[291 & -io[30] 
& -io[31] & -io[32] & -io(33] & -io[34] & -io[35] & -io[36] 
& -io[37] & -io[38) & -io[39] & -io[40] & - io[41] & -io[42] 
& -io[43] & -io[44] & -io[4SJ & -io[46] & -in[47]; 
h[ 18}=io[181 & -io[ 19] & -io[20J & - io[21] & - io[22] & -in[23] 
& -in[24] & -in[2S] & -io[26] & - in[27] & -in[28] & -in[29] 
& -io[30] & -in[31] & -io[32] & -in[33] & -in[34] & -inI3S] 
& -inI36] & -io(37] & -io[38] & -io[39] & -in(40] & -io[41} 
& -io[42] & -in[43] & -io[44] & -io[4S] & -in[46J & -io[47) 
h[17]=io[17J & -io[18] & -io[19] & -in[20] & -in[2 IJ & -in(22J 
& -io[23) & -in[24] & -io[2S) & -io[26] & -in[27J & -in[28] 
& -io[29] & -i n[30] & -in[31] & -in[32] & -in [33] & -in[34] 
& -inI3S] & -in[36J & -in[37] & -io[38] & - in[39] & - in[40) 
& - in[41 ) & -in[42J & -in[43] & -io[44J & -in(4SJ & -in[46] 
& -in[47J; 
h[16]=in[16] & -in[17] & -in[18] & -in[19] & -in [20] & -in[21] 
& -in[22] & -in[23] & -in[24] & -io[2S] & -in[26] & -in[27] 
& -in(28) & -in[29] & -in[30] & -io[31] & -in(32] & -io[33] 
& -;n(34] & -in[3S] & -in[36] & -in[37] & -in[38] & -in[39) 
& -in[40] & -in[41] & -in[42] & -in[43] & -in[44J & -in[4S] 
& -in[46] & -i n[47) ; 
h[lS]=io[IS1 & -io[16] & -in[17] & -in[18J & - in[19) & -in[20J 
& -io[21] & -in(22] & -in[23] & -in[24J & -in [2S ] & -in(26] 
& -in[27] & -in[28J & -in[29J & -in(30] & - in(31) & -in[32] 
& -in[33J & -in[34J & - in(3S] & -in[36J & -in[37) & -inl38] 
& -in[39] & -in[40) & -in[41] & -in(42] & -in[43) & -inl44] 
& -in[4S] & -in[46] & -in[47]; 
h[14]=in[ 14] & -in(IS] & -in116] & -inCI7] & -in[181 & -in[19] 
& -in(20) & -in[21] & -inI22] & -in[23] & -in[24] & -inI2S] 
& -in[26J & -in[27] & -in[28] & -inl29] & -in[30] & -in[31] 
& -in(32J & -i n[33J & -in[34J & -in[3S] & -in[36J & -in[37J 
& -in[38] & -in[39J & -in[40] & -in[41] & - in[42] & - in[43] 
& - in[44J & -in[45] & -in[46] & -in[47J ; 
h[13]=in[1 3] & -in[14J & -io[ ISJ & -in[16] & -in[17] & -inI18] 
& -in[191 & -in[20J & -in[21 J & -in[22J & -in[23] & -in[24] 
& -in[25] & -in[26] & -in[27] & -io(28) & -in[29J & -in[30] 
& -in[31 J & -in{32] & -io[33] & -io[34] & -io[35] & -in[36] 
& -in(37) & -io[38] & -in[39] & -in[40J & -in[4I) & -inf42J 
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& -in[43] & -in[44J & -in[45J & -in[46] & -in [47]: 
h[12j=in[12] & -in[13] & -in[14] & -in115 J & -iu[16] & -in[I?] 
& -inIIS] & -in[19] & -io120] & -inlZI] & -in[22] & -in[23J 
& -inr24J & -in125J & -in[26J & -in[27] & -ioI28] & -in[29J 
& -in(30] & -inI3!] & -in[32] & -io(33) & -in [34J & -in[351 
& -in[36J & -io I3?] & -in[38] & -in139J & -in[40] & -in[411 
& -in[42] & -in[43] & -in[44J & -in[45] & -in[46] & -in [47] 
hll l j=in[l il & - in[IZ] & -inI13] & -in[141 & -in[IS] & -in[l6] 
& -inll?) & -inIIS] & -in[\ 91 & -iollO] & -in[2 1] & -in[221 
& -in[231 & -in[24] & -in[251 & - in[26] & -inI2?] & -inI28] 
& -in129] & -in[30] & -in[31 J & -in(32) & -jo1331 & -in[34] 
& - in[35] & -inl36] & -inI3?] & -in[38) & -in[39] & -inl40J 
& -in[4 1] & -in[42J & - in[43] & -in[44] & -in [45] & -inl46] 
& -in["?J; 
h[l O]ooin[lO] & -in[IIJ & -in[12J & -in[13 ] & -in[ 14] & -in[15] 
& -in[16] & -in[1 7] & - in[IS] & -in rI9] & -in [20] & -in [2 IJ 
& -in[22] & -in [23 J & -in(24] & -in[25] & -in[26] & -inl27J 
& -in[2S] & -in[29] & -in[30] & -in[31] & -in[32] & - in[33] 
& -inl34] & -in[35] & -in[36] & -inl3?] & -in[3S] & -in[39] 
& -in[40] & -in[4 1] & -in(42] & -in[43] & -in[44] & -inl45J 
& -in[46] & -in[4?J ; 
h[9Jooin[9] & -in[IO] & -in[ 11 ] & -in[12] & -in[13] & -in[14] 
& -in[15J & -in[16] & -in[17] & -in[IS) & -in[ 19J & -in[20] 
& -in[2l] & -in[22J & -in[23] & - in[24] & - in [25] & -in{26] 
& - inI27] & - m[2SJ & -in[29] & -in[30] & -in [3lJ & -inl32J 
& -in[33] & -in [34] & -in[35]& -in[36] & -in[37] & -in [3S] 
& -in[39) & -in[401 & -in[41] & -in[42) & -in[43J & -in[44] 
& -in[451 & -in[46] & -in[47) ; 
h[8]=in[8] & -in[9] & -in rIO] & -in[1 l] & - in[12J & -inI13] 
& -in[14J & -in[15] & - inlI6] & -in[17] & -inflS] & - in[19] 
& -in[20] & -in[21] & -in122J & -in[23J & -in [24] & -in[25] 
& -in [26] & -inl271 & -in1281 & -in[29] & -in[30J & -in!31] 
& -in [32J & -inr33] & -inr34J & -inI35/ & -inI36] & -in137J 
& -in(38] & -in[391& -in[40] & -io[41 ] & -in[42] & -io[43] 
& -inl44] & -in[45] & -in[46J & -in[47J ; 
h[7J=io[7J & -in[8] & -in[9] & -in [lO] & -inti IJ & -in[ 12J 
& -in[13] & -in[ 14] & -in[ISJ & -io[16J & -inrI7] & -in[ISJ 
& -in[19J & -io l20J & -in[21 ] & - in[22] & -io[23] &-in[24J 
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& -in[25] & -in[26] & -in[27] & -inI28] & -in[29] & -in[30) 
& -in[3I) & -in[32] & -in[33] & -in[34] & -In[35) & -in[36] 
& -in[37) & -in[38] & -in[39] & -in(40] & -in[41] & -in[42] 
& -in{43] & -in[44] & -in[45J & -in[46] & -in[47]; 
h[6]:::in[6J & -in[7] & -in[8] & -in[9] & -in[IO) & -in[1 I) & -in[12] 
& -in[13] & -in[14J & -in[15] & -in[16] & - in[17] & -in(18] 
& -in(19) & -in[20] & -in[21] & -in[22) & -in(23) & -in[24] 
& -in[25] & -in(26) & -in[27] & -in(28) & -in129) & -in[30] 
& -in[31] & -in [32J & -in[33) & -in[34J & -in[35] & -in[36] 
& -in[37] & -in[38] & -in[39] & -in[40J & -in[41] & -in[42] 
& -in(43] & -in[44] & -in[451 & -in[46J & -in[47]; 
h(5)=in[5] & -in[61 & -in[7] & -inl8] & -in[9/ & -in[iOJ & -in[ll] 
& -in[12] & -in(13) & -in[14J & -in[15] & -in[16) & -in[17] 
& -i n[18J & -in[19] & -in[20J & - in[21] & -in[221 & -in(23) 
& -in[24] & -in[25] & -in[26] & -in[27] & -in[28] & -in[29] 
& -in[30] & -in[31] & -in[32] & -in[33] & -in[341 & -in[35] 
& -in[36] & -in[37] & -in[38] & -in[391 & -in[401 & -inl4lJ 
& -in[42] & -in[43] & -in[44) & -in[45] & -in[46] & -in[47) 
h[4]=in[4] & -in[5] & -in[6] & -in[7] & -in[8] & -in[9] & -in[lOJ 
& -in[111 & -in[12] & -in[13] & -in[14J & -in[ 15] & -in[16] 
& -in[17] & -in(18] & -in[19] & -in[20] & -inI21] & -in[22] 
& -in[23] & -in[24) & -in[25) & -in[26] & -in[27J & -in[28] 
& -in[29J & -in[30] & -in[31] & -in[32J & -in[33] & -in[34] 
& -in[35J & -in[36] & -in[37J & -in[38] & -in[39] & -in[40] 
& -in[41] & -in[42] & -in[43] & -in[441 & -in[451 & -in[46) 
& -in[47]; 
h[3]=in[3] & -in[4J & -in[5] & -in[6] & -in!?] & -in[8] & -in[9] 
& -in[10] & -in[ll] & -in[12] & -in[13] & -in[14] & -in(15) 
& -in[161 & -inlI7] & -in[18] & -in[19] & -inl20] & -in[21] 
& -in[221 & -in[23) & -in[24] & -in[25) & -in(26) & -inI27] 
& -in[28J & -in[29] & - in[30J & -in[311 & -in[32J & -in[33] 
& -in[34] & -in[35] & -in[36J & -in[37/ & -in[38J & -in[39J 
& -in[40J & -in[41] & -in[42J & -in[43] & -in[44J & -inI45] 
& -in[46J & -in[47J ; 
h[2]=in[2] & -in[31 & -in[4] & -in[5] & -in[6] & -inf7] & 
-inI8] & -in[9] & -in[IO) & -in[ll] & -in[12J & -in[13] & 
-in[14J & --in[15] & -in[161 & -in[17) & -in[18] & -in[J9] & 
-in[20] & -in[2J] & -in[221 & -in[231 & -in[241 & -in[25] 
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& 
& -in[26] & -in [27] & -in[28] & -in [29] & -in[30] & -in[31 ] & 
-in[32] & -in[3J] & -in[34] & -in [35] & -in[36] & - in[37] 
& -inlJ8] & -in[39] & -in[40] & -inl4 1] & -inl42J & -in[43 ] 
& -in[44J & -in[45] & -in[4G] & - in[47]; 
h[I] =in[ l] & -in[2] & -in[3] & -in[4] & - in[5] & - in[6] 
&-in[7]&-inl8J &-in[9] &-in[IO] & -inlll]&-inl12] 
& -in[ 13] & -inlI4] & -in[15] & -in[ 16] & -in[!7) & -inlI8] 
& - in[!9] & -in[20] & -in[2 !] & -in[22] & -in[23 J & - in[24] 
& -in[25) & -in[26] & -in[27] & -in[2R] & - in(29 ) & -in[30] & -inl3 I] 
-in[J2] & -inl33] & -in[34] & 
-in[35] & -in[36] & 
-in[37J & -in[38] & -in[39] & -in[40] & -in[4 IJ & 
-in[42J & -in [43] & -in[44J & -in[45J & -in[46] & 
- in [47 j ; 
hlO]=inlO] & -in[l] & -in(2) & -in[3] & -in[4] & -in[5] & 
-in[6] & -in[7] & - in[8] & -in[9] & -in [lO] & - in[! !] & 
-in[12] & - in [!3] & -in[!4] & -in[15] & -in[16] & -in[17] & 
-inlI8] & -in[! 9] & -in[20] & -in[2 1] & -in[22J & -inl23] & 
-in[24] & -inl25 ] & -in[26] & -in[27] & - inl28] & -in[29] & 
-in[30] & - in[3 1] & -inl32] & - in[3J] & -in[34] & - in[35] & 
-in[3G] & - in[37] & -in[38] & -in[39] & -in[40J & -in[41 ] & 
-in]42] & - in[43 ] & -in[44] & -in[45] & - in[46] & -in[47j; 
a[OJ=h[I]lh[3]lh[5]lh[7]lh[9)lh [ II Jlh[ 13J Ih[ 15Jlh[ 17] lh[ 19]1 
h[ 21 Jlh[23 J Ih[25 ]lh [27 ]lh [29]lh[3 1 J Ih[3 3] lh [3 5J Ih[ 3 7J I 
h[39] lh[41 ]lh[43jlh[ 45]lh[47] : 
all]=h[ 46]lh [45Jlh [42] Ih[ 4 1 J Ih[38 J Ih [37J Ih[J4 J Ih[3 3]1 
h[30]lh[29Jlh[26Jlh[25 Jlh [22]lh[21 ]lh[1 RJlh[ 17] lh[ 14] 
Ih[ 13]lh[ I O]lh[9] lh[ 6] Ih [5]1 h[2]lh[ I]; 
a[ 21=h[ 44 J Ih [ 43]lh[ 4 2]lh[ 4 I Jlh[36 J Ih[3 5J Ih[34]lh [3 3] lh l28]lh[ 27] lh[26]1 
h[25 ]lh[20]lh[ 19]1h[ 18Jlh[ 16] lhr 12]lh[ II ]lh[1O]lh[9]lh[4]lh l3 Jlhl2]lh [ I]; 
a[ 31=h] 40 ]Ih [39] lh[3 8]lh [3 7 Jlh[36]lh[3 5] lh[ 33]lh [32] lh [2 3J Ih[ 22]lh[2 111 
hl20]lh[ 19 )1h[! R]lh[ 17]lh [16]lh[7]lh [6]lh[5Jlh[4 Jlh[3 Jlh[2Jlh[ I Jl h[O]; 
a[ 4 ]=hl32 1Ih [3 1]lh[30]lh[29] Ih[28]lh[2 7 lIh [261 Ih[25]lh [24]lh[23]lh [22]1 
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module fft (clcar,c!ock_in,rcady,load,rnd_mode,Ain,Bin,Cout,FPSR); 
/I epoch set_attribute FIXED BLOCK ;; I 
/lepoch pre_compiled ffl 
parameter NUMBER_SIZE=64; 
Input cJear,clock_in,ready,load; 
input []:O] rnd_mode; 
input INUMBER_SIZE-l:OJ Ain,Rin; 
output [NUMBER_SIZE- l :0) Coul; 
output [4:0] J-J>SR; 
wire [NUMBER_SlZE-J :0] in, rcgout I ,regout2,rcgout3,rcgollt4, 
A,D,C,D,ncgB,ncgC,ncgD,jB,jD, 
ncgj8,m:gjD; 




wire [4 :0] 
mux_sel; 
Jmch_ollI J caJ,Jatch_oUl_imag; 
Mply ]PSR,Addcr JPSR,FPSR 1 ,FPSR2 ,FPSR3,FPSR4,FPSR5; 
'deiine group "fft lOP" 
'define imptypc 0 
'define A_real Jatch_Olll_rcal[127 :96j 
' define A_imag latch_ouUmag [127:96] 
'define BJcal latch_oucrcal [95:64] 
' define B_irnag latch_.ouUmag [95:64] 
' define C_real lalc h_oU!jeal [64:33] 
'dcflne C_imag Imeh_ollUmag [64:13] 
'define DJeallalch_out_real [32 :0J 
' define D_imag latch_out imag [32:0] 
'define A (lalch_ouUeal[127:96],latch_ouUmag [127:96]) 
'define n {latch_out_real [95:64],latch_ouUmag [95:64]) 
'define C ( latch_olllJeal [64:331,latch_ouUmag [64:33]) 
'define D (latch_out_real [32:0],latch_ouUmag [32:0]) 
If define negA 




{ - J atch_ out _rcal [96],lalch _.outJeal [95 ;65], -Iatch_ ouUmag(96 J,latch_ ouUmag[ 
95:65] 
'define nege 
{ -latch_ out_feall 64] ,lalch_out_ real r 63 :33 J. -Iatch_ ouUmag r 64 J, 1 atch_ ouUmag[ 
63:33] 
'define ncgD 
{ -latch _ outJeaJ [32], I atch_ out_feal [3 1 :0], -lateh_ ouUmag[ 3 2] ,latch_ ouUmag [3 
1:0J 
!rdefme jA 
{-latch_uuUmag[ 127j,Jatch_ouUmag[ J 26:97],latch_ou,-reaJ[ 127:96J I 




'define jD !-Jatch_ouUmag[32j,latch_ouUmag[31:0j,latch_ou[_real [32:0J) 
Ifdcfine ncgjA (latch_uuUmag 
[127:96], -latch_ouueal[l27],latch_oUl_real[ 126:97]) 
'define negiB {liltch_ouUmag 
[95 :64], -latc h_ oUI_real [96 J,latch_ ouUeal[95 ;65] } 
!rdefme negjC (latch_ouUmag 
l64 :33),-latch_ouueall64],latch_ouueal[63:33] ) 
'define neliD {latch_ouUmag [32:0j,-latch_out_real[321,1atch_out_real[3 1 :OJ ) 
I/epoch set_attribute FIXEDBLOCK",,! 
complex_mplier 
Complex_Multipjier(clear,clock,Ain[63:32],Ain[31 :OJ,Bin[63:32],Bin[31 :O],md _mode,in[ 
63:32],in[31 ;O],Mply_r"PSR): 
complcx_adder_ 4_input 
Cornplex_Adder_ 4_lnput(clear,clock,md_rnode,A[63:32j,A[31 :OJ,S2[63:32 ],S2[3 1 :0],S3 
[63 :32],S3[31 :01,S4[63:32J,s4[3 1 :OJ,Cout[63:32],Cout[31 :O],Adder_FPSR); 
stdand2 andl (clock_in,ready,clock); 
dfCc # (64, imptype, 'group) 
regl (clock, clear, in.regou!!), 
reg2 (clock, clear, regou!J,rcgouI2), 
reg3 (dock, clear, regout2,regout3); 
la!ch3 #(128, ' implype, ' group) 
Latch 1 (clear, {in[63:32],regoull [63:32],regout2[63 :321,rcgout3l63 :32 J} ,~!robc,la! 
Ch_oul_reaJ), 
66 
L;J.lch2(dear, (in[31 :O],regout J [31:0 J,regout2[31 :O],regout3[31 :0]) ,strobe ,latch_o 
uUmag); 
sentrl # (2:imptype:group) 
Counter (clock, 2'bOO,1"bl,clear,strooc,mux_scl); 
mux4 # (64,'implype, 'group) 
Mux I (B,negjB,negBjB,mux_sel[Oj,mux_sel[ [],52), 
Mux2 (C,negC,C,negc,mux_seJ [O] ,mux_sel[ 1] ,S3), 
Mux3 (D,jD,negD,ncgjD,mux_seJ[O],mux_sel[ 1),54); 
dfLe # (5. 'imptype :group) 
FPSRegl (clock,clear,Mply-FPSR,FPSR I), 
FPSRegl (cJock,cJear,FPSR I ,FPSR2), 
FPSReg3 (clock,clear,FPSR2,FPSR3), 
FPSReg4 (clock,c lear,FPSR3,FPSR4) . 
FPSReg5 (clock,cJear,FPSR4,FPSR5): 
stdorl orl (FPSR5[Oj,Adder_FPSR[O],FPSR[O)). 
or2 (FPSRS[lj,Adder_FPSRll],FPSR [1 D. 
or3 (FPSRS[2),Adder_FPSR[1],fPSR[1j), 
or4 (FPSR5[3j,Adder_FPSR[3],FPSR[3 J). 
orS (FPS~5l4J ,Adder_FPSR[4].FPSR[4]); 
endmodulc 
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1* FFT Chip structural description 
** fftchip.v 
'I 
'defme slim ° 
'deflnc pitch "4MA" 
'dcfine drivc "4MA" 
'define numbits 64 
' define powenype "REGULAR" 
module fftchip (gndpad, vddpad, clearpad, clockpad, readypad, loadpad, rnd_modepad, 
Ainpad, Binpad, Coutpad, FPSRpad); 
Input clearpad, clockpad, readypad, loadpad; 
input [1:0] rnd_modepad; 
input ['numbits-l :0] Ainpad,Binpad; 
output ['numbits-I:Oj Coutpad; 
output [4 :0] FPSRpad; 
wire clear, clock, ready, load; 
wire 11 :0) rod_mode; 
wire l'numbits- I :OJ Ain, Bin, Coul; 
wire [4:0J FPSR; 
supplyl Vdd: 
supplyO GND; 
padin_unbuf #(1 ,64, ' slim, 'pitch) 
inpadO (Ainpad,Ain); 
padin_unhuf#(66, 129, 'slim, 'pitch) 
inpadl (Binpad, Bin); 
padin_unbuf #(130, 131, 'slim, 'pitch) 
inpad2 (md_modepad, rod_mode); 
padin_unbuf #(132,132, 'slim, 'pitch) 
inpad3 (loadpad, load); 
padin_unbuf#(l33, 133, 'slim, 'pitch) 
inpad4 (readypad, ready); 
padin_unbuf#(134, 134, 'slim, 'pitch) 
inpad5 (clockpad, clock); 
padin_unbuf#(135, 135 :slim, 'pitch) 
inpad6 (clearpad, clear); 
padout #(137, 200, 'slim, 'drivc) 
outpadl (CaUl, Coulpad); 
padout#(201, 205, 'slim, 'drive) 




chip(dear, dock. rcady, load, rnd_tnode, Ain, Bin, Com, FPSR); 
endmodule 
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module fpadder (clear.c1ock,Ain,Bin.md_mode,regouIS); 
lIepoch set_attribute HXEDBLOCK =1 
Ilepoch pre_compiled fpadder 
Ilparamctcrs 
parameter NUMBER_SIZE=32; 
paramctt'T EXP _SLZE=8; 
parameter MANTISSA_SIZE=23; 
'define group "fpaddcr.....group" 
, define rmptypc 0 
input ckar,clock; 
input rNUMBER_SlZE-l :0] Ain,Bin: 
input [ 1: 01 md_mode; 
output [36:0] regout5; 
wire sign,sign I ,sign2; 
wire sign_A, sign_B, nan_A,nan_B; 
inCA. inCB,inUin; 
wire ovt12,lInfll,unfl2,unf13,mdadd,noroul,exP---£f,exp_add, 
sft---£f ,equal,sf!_ dir ,unfl ,infl ,nan I ,inexru:t,ovfl ,A_man.....gf ,8 _man.....gf, 
A_exP---£f,B_cxP---£f,inexaCI_sft,lo_shifl,hi_shift,inexact_shift; 
[71 :0J regoutl; 
[70:01 regoUl2; 
wire [70:01 regout2i ; 
(88:0] regoul3; 
[44:0] regout4; 
win: [36:01 regom5: 
wire [EXP _SlZE-l :0] exp_A, exp_B ,exp_fin,exp_fin2,exp, 
exp_out,gr3xp,ls_exp,neg_exp,shift; 
wire lMAl'JTISSA_SlZE+l:Ol man_A,mao_B,mao_A2,man_B2,gr_man,ls_man; 
wire [MANTlSSA_SlZE-l :O] 
wire [25:01 man_out,man_out2,man_inv,man_out3,man_ouccomp; 
wife [49:0] Js_man_out,ls_man_ollt2; 
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wire ne; 1/ not connected 
wire [7:0-1 neg127=8'blOOOOOOL/lnegative 127 
supply! vdd; 
supplyO gnd; 
vchcck Valuc_Test_A (Ain,nan_A,inCA,exp_A,man_A,sign_A), 
Value_Tescn (Bin,nun_B,inCB,cxp_B,man_B,sign_RJ : 
stdor2 or 1 (inC A, inCB,inn l, 
or2 (nan._A, nan_B,nan!); 
inverter mun_invA (regoutll65:4 11,rcgoutl [71 l,matl_A2), 
man_ invB (regoll! 1 [40: 16J.rcgou\ 1 [70],man_B2); 
mllx2 # (8:imptype, . group) 
EXP_ffiuxl (regoutl [15:8],n:goul 1l7:0j,-man_scJ,gr_cxp) , 
EXP_illux2 (regoll! 1[1 5 :8],rcgout I [7:01,man_sel,ls_cxp) ; 
mux2 # (25,'imptype, 'group) 
Man_illux 1 (man_A2,man_B2,-mall_se1,gr_man), 
Man_illux2 (man_A2,man_B2,man_seUs_man) ; 
mux2 # (1 . ' imptype, . group) 
Sign_mux (rcgoutl171 J,rcgoul l [70],sign2,sign); 
stdand2 andl (A_exp...,gr,-B_exp...,gf,man_sel), 
and2 (-A_man...,gr,-A_cxp_gr,sign l ), 
and4 (regout2i [41,regout2i[Sl ,hi_shift) , 
andS (hi_shift, lo_shift,inexact_shift); 
mcomp # (8,'imptype,'group) 
E_ Comparator (regou tl [IS:8],regoml [7:0J,A_exp...,gr,B_cxp...,gr); 
mcomp # (2S:imptype, ' group) 
M_Comparator (rcgou\ I [66:42],regoutl [4 1: 17],A_man_gr.B_man...,gr); 
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compl #(8,'imptype,'group) 
exp_cumpJ (1 'bO,ls_exp,nc,nc,ne~exp): 
addhs # (B,I,'group) 
Adder 1 (regout2 [7: 0], rcgout2l1 5:8 ],gnd,nc,shift): 
barrclrighl # (50,6,' imptype,'group) 
shifter (! regout2i[40: 16] ,25'bO) ,regout2i [5:0], Is_mao_oul); 
addhs # (26.1,'group) 
Addcr2( rcgout3 l82: 57), regout3 [57: 32] ,gnd,end_ arnd_ add ,man_ oul): 
stdor2 Ilor12 (regout3[30),regout3[29],inex I), 
or11 (regout4[42],Qv04,Qvfl), 
or14 (signl,B3xp---£r.sign2), 
orl7 (regout4f40j ,inf_oul,inUin): 
sIdor3 or15 (inexacI_shift,regout2i(6j,regout2i [7],inexacCsft), 
or9 (inexact I ,losCbit I ,regout3[88],inexact2), 
or7 (regout3[8],inex2,inex3.inex7); 
stdor4 or13 (rcgout3[28 j,regout3 [27],rcguuI3[26],regout3[25],inex2), 
od (regout3 [24j,regout3 [23j,regout3[22j,regout3[2J ],inex3), 
or4 (regout3[20j,regout3l19j,regout3 l1 Sj,regout3 [1 7j,inex4), 
or5 (regout3[ 16],regout3[ 15j,regout3[ 14j,regoUl3[ 13],inex5), 
or6 (regoUl3[ 12],regout3[11 J,regout3[ IOj,regout3[9j,inex6), 
orS (inex4,inex5,inex6,inex7 ,inexact I), 
or [6 (regout2i [01 ,regoUl2i llj ,regout2i[2 ],regout2i [3],10 _shift); 
inc # (26,'imptype, 'group) 
lncremen\er I (cnd_ arnd_add,man_ out,nc,nc,man_out2); 
bitstlifl Bitshiftl (man_inv,man_ouL1,lost_bitl ,exp_add); 
inc # (8:imptype, 'group) 
lncrementer2(exp_add,regoUl3[7:0j,uvf12,llc,exp_out); 
inverter2 man_oUl_im' (man_out2,regout3[87j,man_inv); 
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rounder Rounder 
( ( regoU14 [32: 8) ,regout4 [43:42)1 ,manjin ,regouI4[34:3 3) ,regout 4[ 40] ,mdadd,denorm); 
inc # (8:implype, ' group) 
lnerementer3(mdadd,regout4[7:0),ovfl4,nc,exp_fin); 
zero # (23,'imptype ,'group) 
Zero_Dectl(man_fin,zerol ); 
zl:ro # (8, 'imptype, 'group) 
ZeroJ>t:ct2(l:xp_fin.zero2); 
stdand3 and3(zcro! ,zcro2,regout4[35 j,unfl); 
dfCe # (72, ' imptype.'group) 
reg! 
(clock.clear. \ sign_A.sign_R,infl ,nan l,md_mode.man_A,lIlan_B,exp_A,exp_B 1, 
rl:goull); 
dfCe # (71,' imptype:group) 
rcg2 (dock.c1ear, (sign,regoutl[69:66].gr_man,]s_lIlan.gcexp,nc&-cxp I, 
rl:gou(2), 
reg2i(c1ock, clear, (rl:gout2[70:8].shift),regout2i): 
dfCc # (89:implypc: group) 
reg3 (c1ock,clear, {inexaeCsft,regout2i [70:4!],ls_man_out2,regout2i[ IS:8] ), 
regom3); 
dfCe # (4S:implype,'group) 
reg4 
(c lock ,clear, { lost_bit 1 ,regout3[ 3 1].ovfl2,regollt3 [87: 83 ],i nexact2 ,regout3[6 7 :661 
,mall_ oul3 .exp _out} ,regou(4); 
dfCc # (37 .' imptype,'group) 
regS (clock.dear, (infJm,regout4[39].regout4 [351,ovfl.ullfl,regoU14[41], 
exp_fin2,man fin2),regouIS); 
muJclnup cleanup (rnan_fm,exp_fin,denomJ,unfl.ovfl,manJJll2,cxp_fin2,inCoul); 
cndmodulc 
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module fpmplier (clear,clock,Ain,Bin,md_modc,regout5); 
Ilepoch sct_attribute FIXEDBLOCK=1 
I/epoch pre_compiled fpmpHcr 
paramctcr NUMRER_SlZE=32; 
parametcr EXP _SIZ£=8; 
parameter MANT1SSA_SIZE=23; 
input clear,clock; 
input [NVMBER_SlZE- l :O] Ain,Bin; 
input [I:OJ md_mode; 
output [36:0J regout5; 
' define sign_A Ain[NUMBER_SlZE-IJ 
'define sign_B Bin[NUMBER_SlZE- IJ 
'defme expj, Ain[NUMBER_SIZE-2:NUMBER_SIZE-2-EXP _SIZE] 
'define exp_B BinlNUMBER_SlZE-2:N UMBER_SlZE-2-EXP _SIZE] 
' define man_A Ain[NUMBER_SlZE- I-EXP _SIZE:OJ 
'define man_B Bin[NUMBER_SIZE-I -EXP _SIZE:OJ 
Ilparameters 
sign,sign!; 
sign_A, sign_B, nan_A,nan_B; 
inCA, inC B,inCfin; 
ovfll ,ovfl2,ovfl3,unfll ,unfl2 ,unfl3,mdadd, norout,exp ---£r, 
sfi---£r ,equal,sfUJi r .unfl,infl ,nan 1 ,ine:l:ac\,ovfl,ovfl4 ,ovfl_ fin ; 
[70:0J regout l; 
[1 4:01 regou\2i; 
wire [14:0] regout2; 
wire [72:0] regout3: 
wire [68:0J regout4i; 
wire [64 :0J rcgout4; 
[36:0] regout5; 
wire [EXP _SIZE-l :Oj cxp_A, exp_B, exp_C, e:l:p_D,exp_fin,exp, 
alt_shift_sel,e:l:p_oul,exp_out2,exp_ccduced; 
wire [MANTISSA_SlZE+I:OJ man_A,man_B; 
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wire [« MANTISSA_SIZE+3)*2)- 1 :0] prod: 
wire [« MANTISSA_SIZE+ 1)*2)- I :OJ man_oUl,IlHuUi n; 
wire lMANTISSA_SlZE- I:Oj man_rnd,man; 
wire [4:0] shift,bs_sel,shift_neg,shifun_2,shift_m_2_neg; 
wire nc; II not connected 
wire [7:0] neg I27=8'bl(){)()(x)()l; Ilncgative 127 
supply 1 vdd; 
supplyO gnd; 
vchcck Value_ Test_A (Ain,nan_A,inCA,cxp_A,man_A,sign_A), 
Value_ Test_ll (Bin.nan_B,inCB,exp_ll,man_B,sign_lll; 
hsmult2piped_c #(MANTISSA_SIZE+3,V\ANTISSA_SIZE+3,52) 
Multiplier( {I 'bO,regoutl [65 :4 I ] ),{ l 'bO,regoutl [40: 16]), 
clock,clear,prod); 
addhs # (8, 1,"mplicr") 
Adderl (regoutl [15:8], regoUl I [7 :0],gnd,nc,exp_C), 
Adder2 (re gout2[9 :2] ,nc g 127 ,gnd,nc,exp _D), 
Addcr3( {Tbll l ,rcgollt3[72:68J), rcgout3[9:2J,gnd,nc, 
alt_shift_sell , 
Addcr5( (3'b I I I ,shift_m_2_neg) ,regout3[9:2],gnd,nc,cxp_reduccd); 
addrip # (5,0,"mplier") 
Adder4(regout3[14: 1O]SbII I IO,gnd,nc,shift_m_2); 
rounder Rounder (rcgout4[62:36] ,mall_rnd,rcgout4[12: 11] , 
regout4[ 131,mdadd,denoml); 
inc # (8,0, "mplicr") 
[ncrementer(regout 4[1 OJ ,regout 4[9: 2] ,ovfl 3 ,nc,ex p _out), 
Incrcmcnlcr2(rndadd,cxp_out,ovfl4,nc,exp_out2); 
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stdxor2 wrl (sign_A.sign_B,signl); 
stdnand2 nand J (regout2[Ol,reguut2l1j,ovfll); !!indicale overflow 
stdnor2 norl (ovfll,exp_D17J,uvf12); 
stdnurl nor2 (regoutl[OJ,regoutZ[lj,unfll): /Iindicate underflow 
sldand2 and2 (unfll,exp_Dl7j,unf12); 
sldor2 or2 (ovfB,n::gout4[IJ,Qvfl), 
or4 (inCA, inCS,infi), 
or5 (nan_A, nan_Rnan!); 
stdor2 orl3 (regout4[1O],inf2,inUin), 
orl4 (ovfl,Qvfl4,ovfLfin): 
stdor4 or7 (regout4l33j,regouI4l32j.rcgout4l31 j,rcgout4[30j,inexl), 
or8 (regoUl4[29], rcgoU14[28].rcgoUl4[27],rcgoUl4[26],incx3), 
or9 (re gout 4[25] ,regout4 [24] ,regout4 [2 31 ,regout4 [22] ,incx4), 
or I 0 (regout4[21 ],regoUl4[20],regoUl4[ 19],regoUl4[ 18],incx5), 
orl1 (rcgollt4[17],rcgollt4[16],inexl,incx2,inex6), 
or12 (incx3,inex4,incx5,inex6,incxact), 
or6 (regout4[641,rcgout4[36 ],regout4[35 j,regout4[34j,inex I); 
barrellcft # (4!!,6,O,"mplier") 
shifler (regout4il62: J 51,( l'bO,regout4i[14:1011, man_out); 
encoder encoder (prodl47:0j,shift); 
dfec # (71 ,0, "mpJicr") 
reg I (c lock,c lear, { inf I ,nan I ,sign 1 ,rnd_ mode,rnan~,rnan_B,exp _ A 
,exp_B j,regoutl); 
dfCc # ( 15,O,"mplier") 
reg2i (clock, cicar, {regout l f70:661,exp_C,regoutlI15J,rcgoutl [711 
,rcgout2i), 




I inCfin,rcgout4l15 J,incxa(;\,QvtLfin,rcgollt4[O] 
,regout4[ 14 ],exp,man} ,n:goutS); 
mansel manse I (man_out,rcgout4i[68J,man_fin,lost_bit): 
mulclnup cleanup (man md,exp ollt2,denonn,regout4[O],ovf],man,cxp,inf2); 
endmodulc 
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module inverter (in,sign,out); 
II epoch pre_compiled inverter 
input sign; 
input [24:0] in; 
output [24:0] ou t; 
reg [24:0] out; 
always @ (in or sign) begin 







module inverter2 (in,sign,out): 
//epoch pre_compiled inverter2 
input sign; 
input l25:0] in; 
output [25 :0] out; 
reg [25:0J out: 
always @ (in or sign) begin 







module mansel (manin,sfC dir,manout,Josl_bit); 
I/epoch prc30mpiled mansei 
input [47:0] manin; 
input sft_dir; 
output (47:0] manout; 
Output losCbil; 














module muJclnup (man_md, exp,denonn,unfl,ovfl,man_out,exp_out,inLout); 
Ilcpoch pre_compiled mulclnup 
input [22:0J man_md: Ilroundcd mantissa 
input [7:0] cxp; I/cxponcnt input 
input unfl,ovt1,dcnonn; II underflow & overflow & denonn 
output [7:01 eJlP_oui; 
output (22:01 man_out: 
Iloutput eJlponent 
Iioutput mantissa 
Ilinfinity flag output inf_out; 
reg [7:01 CXP _Olll; 
reg [22:0] 
reg inLout: 
always @ (man_md or ovtl or untl or cxp or dcnorm) begin 
cnd 
marl_out=man_chcck(man_md,ovfl,unfl): 
exp _ out=exp _ check( exp,ovfl ,unfl ); 
inC out=i n L check( man_md,ex p ); 
function [7:0] exp_check: 
input [7:0] exp: 
input ovfl,unfl; 
begin 
jf (unfl) begin 
exp_check=8'b(X)()()()()()(: 
<od 
else if (ovtl) begin 
exp3hcck=8'bllllllll; 
cod 







function [22:0] man_check; 











input [22:0J man_md; 
input [7:0] exp; 
begin 
if (man_md==23'bO) begin 
inCchcck=O; 







II epoc:h sl:t_allribull: FIXEDBLOCK =1 





'define sign_A Ain[NUMBER_SIZE-I] 
'define 'iign_D Din[NUMBER_SlZE-I ) 
'defJne exp_A Ain[KC\1BER_SlZE- 2:NUMBER_SlZE-2,EXP _SIZEJ 
'define exp_B Bin[NUMBER_SIZE-2:NUMBER_SLZE-2-EXP _SIZE] 
'define man_AAin[Nl:\1BFR_SI7J~-I-FXP _SLZE:O] 
'define =_13 Bin[NU.\1BER_SIZE-J-EXP _SIZE:O] 
Ilparameters 
parameter :\UMBER_SIZF=32; 
parameter EXP _Sr:t.E=H; 
parameter MA1\-TISSA_SlZE=23; 
sign,signJ; 
sign_A, sign_B. nan_A.nan_B; 
inCA, inf_B,inUln; 




wirl: [68:01 regout4: 
[36:0] rcgoutS; 
wire [EXP _SIZE-l:0] exp_A, exp B. exp_C, exp_D,exp_fin,exp,alt_shifCsd,l'xp_out; 
wirl' [.\1.t\NTISSA_SI7J::+l :01 man_A,marcD; 
wire [((MANTISSA SIZE+3)"'2)-1 :()j prod; 
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wire [«MANTISSA_SIZE+ 1 )*2)-1:0] man_out,manJm: 
wire [MANTISSA_SIZE-! :0] man_md,man; 
wire [4:0] shift.bs_sel,shift_neg,shift_m_2; 
integer ij; parameter cycle=l00; 
fpmplier INST AN (dcar,clock,Ain ,Bin,md_mode.regout5); 
initial clock~ ; 
always #(cyclt:l2) clock=-clock; {(generator 
init ial begin 
$display("\n ******''''********~********** 2x2=4 
*~****xh'*********** .. *** \n" ) ; 
#(cyc1e) Ain = 32"h40000000; Bin =32"h40000000; md_mode =0; clear = 
$display("\n nUtu*", .. Positive X Positive (Normalized) lpos + pos exp 
************\n"); 
#(cyclc) Ain = 32'h71800000; Bin =32'h40000000; md_mode ==0; d ear = 
#(cyclc) Ain = 32'h73c()(X}()(J; Bin =32'h40000000; md_mode =0; dear = 
$display("\n ****************** Pas x Pos I neg +neg exp 
******H***" \n"); 
#(cycle ) Ain = 32'h03800000; Bin =32 'h03S{)()()(x); rod_mode =0; ckar = 
SdispJay("'Jl ***u"***-***~*PositiVl: (Norm) X Positive (Unnonn) 
**************~.* \n"); 
ff(cycle ) Nn = 32'h40800000; Bin =32'hOI400000; md_mode =0; clear = 
Sdisplay("\n *-******u******Posilivc X Positive (Unnorm) 
*******"'********\n"); 
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#(cycle) Ain "" 32'hO I4CXXlOO; Bin =32'h404()(X)(X); md_mode =0; clear '" 
....... ,"" ... " .. .. Negative X Positive 
#(cycle) Ain = 32'h81811100; Bin =32'h408CXXlOO; md_mode =0; clear :-
*****~****~**h~** Negative X Negative (underflow) 
#(cyc le) Ain = 32'hA 1800111; Bin =32'hAI81 1100; md_mode =0; clear:. 
$c:l ispJay(" \n H*~ *~*"**" **" **h~ Negative x Positive 
~.~.~.~*****~*~* * *. \n"); 
#(cycle) Ain == 32'h4400II00; Bin =32'h83800000; rnd_mode =0; clear = 
$display("\n .... . * •• ~*H~,.***·****~****~* 2x2=4 
........... *~*"'*"'***.** .......... \n"); 
#(cyde) t\in = 32'h44CXXlOOO; Bin =32'hdeCXXlOOO; rnd_mode =0; c le ar = 
Sdisplay("\n * .. n**~n"'********* Negative x :\Tegative 
*******"*"'.""*~**~* \n ") ; 
#(cycle) Ain = 32'hde()()()(X)(); Bin =32 'hdeOOOOOO; md_mock =0; clcar = I; 
Denor x Denoon 
#(cycle) Ain = 32'hOO10Cl000; Bin ",J2'h44()()()()(X}; md_mode =0; clear == 
$display("\n h**"***·*'" •• *". lnf x pas .",*** .... ",n**** \n"); 
#(cycJc) Ain = 32'h7f800010; Bin =32'h40000010; md_mode =0; clear = I ; 
#(cyde) Ain = 32'h7ec 11111: Bin =32'h40011 111 ; md_mode =0; clear = 1; 
initial begin 
#(eyelc) Ain ",,32'hCXXXlOOOO; Bin"" 32'hOOOOOOOO; mu_mode:=O; 
#(4*eycle); 
#Cycle $finish; 
$monitor("'loOd ", Stime" "clock: 'lob \n\n A sign: 'lob \n A mantissa: 'lob \n A 
exponent: 'lob", clock,Ainl31J,Ain [22:01.Ain[30:23], 
"\n\n B sign: 'loh \n B mantissa: %b \n B exponent 
'lob" .B inl3! j ,B in[22 :OJ .Bin[30:23 j. 
"\n\n Res sign: %b \n Res mantissa: %b \n Res exponent 
%b" ,regoutS [31],regoutSl22:0j,regout5[30:23J, 
"\n\n Rounding Mode: %b Clear: %h ".md_mode,clear. 
"\n\n NAN: 'lob INF: 'lob OVFL: %h UNFL: %b ["EXACT: %b 
\n\n" ,regou tS [3 5].regoU!5 [36] ,regouI5[ 33 J ,regout5l3 2 j ,re gout5 [ 34 ]): 
endmoduJe 
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module rou nder (in,Qut,modc,sign ,mdadd,dcnorm); 
parameter /lepoch enum stat 
R.!\1=2"dO. II round to mi nus 
RN=2'dJ, llround to nearest 
RP=2'dZ, Ilround to plus 
RZ=2'd3 ; IIchop mode 
input [26:0] in; II mantissa in 
input [I :0) mode: /I rounding mode 
input sign: 1/ resultant sign 
out pu t [22:01 o ut; II rounded mantissa 
output denonn,rndadd: 
reg rndadd.denoml,sd,addIsb; 
reg [I :OJ 1* epoch enum stat "/ state; 
wire tiC ; 1/ nO! connected 
wire [22:0] out; 
[24:0J iout; 
"define Isb_bit in!3] 
'define guard_bit in[2] 
' define round_hit inlll 
'define sticky_ bit inlOJ 
' define zero 1 'bO 
'define one I 'bl 
. define imptypc 
supplyO gnd; 
inc # (25, [,"mder") 
lncrementer(addlsb, ( l'bO,in[26:3]) ,nc,nc,iouI); 
mux2 # (23,J ,"mder") 
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else if (mode==2'd2J 
state=RP; 
else if (mode==2 'd3) 
statc=RZ; 
always @ On[3:0J or sign or state) 
begin 
addlsh=l'bO; 
if (!Cguard_hil==l & 'round_bit ==0 & ' sticky_bit==O» 
addlsb=O; 
else if('guard_hit==! & 'round_bit ==0 & 'sticky_bit==O) 
begin 
addlsb= I 'bO; 
case(statc) 
'sticky_bit==1'bO) 
RM : begin 
if (sign) 






else addlsb=I 'bO; 
eod 
RN: begin 
if C guard_bit== J'b I & 'round_bit == I'bO & 
88 
cod 
else if (guanCbit==l) 
addlsh=l'hl; 





dcfault:addlsb= I 'bO; 
always @(iout[24:23]lbegin 



















/1 epoch precompiled shiftsel 
input [4:0] sft_amt,shift_m_2; 
input sft-Er,exp-Er; 
input [7:0] exp,a1c shift_sel,exp_reduced; 
output [4:0] sft_scl; 
output [7:0J exp_fin; 
output sft_dir; 
reg /6:0) car; 
reg [7:0] exp_fin,tin,in; 
reg [4:0] sfU.el; 
reg sft_dir; 
al ways @(sfcamtorexporexp_reducedorsft-EfOreXP--!iror all_shirt_sel or sft_sel or 
sfCdir or exp_ fin or tin or car or shift_TIl_2) begi n 
if (sft3mt == S'blXXl lO) begin 
exp_fin=exp; 
sft_sel=S'bOIXlOO; 


















exp .. lin=inc{alc shifU;c!); 
sfLsel=shift_m_2; 
sft_dir=O; 
function [7:0] inc; 







carl ll=in[ I J&car[O]; 
tin[2]=in[2]"car[ I J; 
carL2]=in[2j&carll]; 
tin[.1 J=in [31"car[2]; 
carl3 J=inI3]&car[21; 
tinI4}=in[4]"car(3 ); 
car[4]= in[ 4 j&car[3 j; 
tint 51=in! 5]"car[ 4]; 







module vchcck (in, nan, info exp,man,sign); 
parameter NUMBER_SlZE=32; 
parameter EXP _SlZE=8; 
parameter MANTlSSA_SlZE=23; 
1/ epoch pre_compiled vcheck 
input [NUMBER_SlZE-l:O] in; 
output nan, inf, sign: 
output [EXP_SIZE-l:Ol exp; 
output [MANT1SSA_SLZE+1 :01 
reg nan, inf,sign; 
reg [1 :0] state: 
reg [EXP _SIZE-l :0] exp; 
reg [MAt,\,T1SSA_s rZE+I:Ol man; 
' define cx.pjn in(30:23] 
'define rrtalunin[22:0] 








statc=2'b I 0; 
state=2'bO I; 






ifCmarUn = 23'bO) II Infinity 
begin 
exp = 255; 








exp = 255; 









exp = 8'bl; 

















APPENDIX C EPOCH VERILOG HDL COMPILATION 
/local/cpochlbinlvcrilogcomp -p Itmp_lIlfltJhlkcplcr_u2Ikljackso/projects/thesis2 -r 
COA l u2mlp +msgclear -ffi'igflle +ewP~(fEW 
/trnp_lllfltJhlkeplecu2/kJj ackso/projectsithesis2lchip_logsiveri logcomp.log -top fftchi p 
lImp _lImlfhlkepkcu2Ikljackso/projeclsilhesis2/veriloglfflchip. v -y 
Itmp_mntlhlkepler_u2Ikljackso/projectslthesis2/verilog +libexI+.V+ -phase -testability 
-teheckwidth +checkinputs -teheckoutputS +subremakc -syngatc 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: /local/epoch 
Projn:t: /tmp_mntlhlkepJer_u2/kJjackso/projecwthcsis2 
Ruleset: CDA I u2ml p 
Technology: cmos 
Starting Synthesis of logic block: [rounder, pi] 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: /local/epoch 
Project: /tmp_mntlhlkcp1cr_u2Ikljacksolprojectslthesis2 
Rulcsct: CDA lu2mlp 
Technology: cmos 
/locaUepochlbinlcpp Itmp _mntlhlkep1er __ u21kl J ao::kso/projcets/thesi s2/rounder/p I.fin 
Itmp _ mntlhlkcplcr _u2Ikljackso/projccts/thcsis2Irounder/f#p I . mac 
Starting Parsing 
Parsing Runtime: 0.1 sec 
Starting Language Synthesis 
Language Synthe~is Runtime: 0.0 sec 
Starting Symbolic Minimization 
Symbolic Minimi..:ation Runtime: 0.0 sec 
Starting Symbolic Encoding 
Symbolic Encoding Runtime: 0.0 sec 
Starting Boolean ~inimization 
Boolean Mjnimization Runtime: 0.0 sec 
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Starting Structure Optimization 
Starting Boolean Minimization for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structure Optimization Runtime: 0.0 sec 
Starting Structure Composition 
Starting Weak Division 
Input logic statistics· 
Primary Inputs : 7 
Primary Outputs 
1ntennediate Vars 
Literals : 18 
Maximum Levels : I 
Maximum Fanout 
Output logic statistics: 
Primary Inputs . 7 
Primary Outputs : I 
Tntennediate Vars : 2 
Literals : 13 
Maximum Levels : 3 
Max imum Fanout : 1 
Weak Division Runtime; 0.1 sec 
Starting Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdnor3 54 54 
stdnand2 39 39 
stdmux2 50 [00 
stdnor2 39 39 
stdinv 22 22 
TOTAL GATE COST : 254 
TOTAL GATE COUNT : 6 
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MAXIMUM FANOUT ! 
MAXIMUM INT_FAN : 1 
MAXIMUM INBAR_FAN: I 
MAXIMUM LEVEL 5 
Technology Mapping Runtime: 0.2 sec 
Stmcturc COlIlJXlsition Runtime: 0.3 sec 
Starting NetJist Generation 
Writing ntt file Itffip_mntlhlkeplcr_u2IkJjackso/proJeclslthesis2/rounder/pl ,net 
Nellisl Gcnt':ralion Runtime : 0.0 sec 
No errors. :'-10 warnings 
Beginning to translate netl is! file 
Itmp .. Jlmtlh/kepJcr _ u21kl jacksolprojcctsithcsi s2/rou nder/p 1 ,nel 
Finished the translation of nellis! file: 
lImp _mntlhlkepler _ u21k Ijackso/projectsllhesi s2/rounderip 1.ne\ 
Synthesis of logic block: [rounder, pI] 
Runtime : 0 .7 sec 
Starting Synthesis of logic block : [rounder, p21 
Copyright 1992, 1993 Cascade De~ign Automation Corporation. 




lloca1/tpoch/binlcpp Itmp_llmtih/kepler_u21kIjackso/projects/thesis2/roundcr/p2 .fj n 
Itmp_mntlhlktpJe r_u21kIjackso/projects/thesis2/rounJtrlf#p2.nlac 
Starting Parsing 
Parsing Runtime: 0.0 sec 
Starting Language Synthesis 
l..anguage Synthesis Runtime: 0 .0 scc 
Starting Boolean Minimization 
Boolean Minimization Runt imc: 0.0 sec 
99 
Starting Structure Optimization 
Starting Boolean Minimization for Mult i-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structurc Optimization Runtime: 0.0 sec 
Starting Stmcture Composition 
Starting Weak Division 
Input logic statistics : 
Primary Inputs : 2 
Primary Outputs . I 
Intemlediate Vars 0 
Literals : 2 
Maximum Level.~ : I 
Maximum Fanout 
Output logic statistics 
Primary Inputs 2 
Primary Outputs : J 
Intennediatc Vars : 0 
Literals : 2 
Maximum Levels 
Maximum Fanout 
Weak Division Runtime: 0.0 sec 
Slarting Technology Mapping 
GATE TYPE GATE COST TIMES liSED TOTAL COST 
stdnor2 39 39 
TOTAL GATE COST: 39 
TOTAL GATE COUNT : 1 
MAXrMUM FANOUT : I 
MAXIMUM INT _FAN : I 
MAXIMUM LNBAR_FAN: 0 
MAXIMUM LEVEL . I 
Technology Mapping Runtime: 0.1 sec 
JOO 
SlruclUre Composition Runtime: 0.2 sec 
Starting Nellist Generation 
Writing nct file Itmp_mntJhlkep\er_u2lkJjackso/projecLS/\hcsis2/rounder/p2.ncl 
Nellis! Generation Runtime: 0.0 sec 
No errors. No warnings 
Beginning to translate nellis! file: 
Itmp~_nmtlhlkcp lcr_u2lkljackso/projccts/thesis2/rou nder/p2.net 
Fi nished the translation of nellis! file: 
/tmp_mntlhlkepler_u2Ikljackso/projectsJthesis2/rou ndl:rJp2.net 
Synthesis of logic block: [rounder, p2) 
Runtime: 0 .4 sec 
Starting Synthesis of logic block: [rounder, pO] 
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Starti ng Parsing 
Parsing Runtime: 0.0 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.0 sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.0 sec 
Starting Structure Optimization 
Starting Boolean Minimization for Multi-level Logic 
Boolellil Minimization for Multi -level Logic Runtime: 0.0 sec 
101 
Structure Optimization Runtime: 0.0 sec 
Starting Structure Composition 
Starting Weak Division 
Input logic statistics' 
Primary Inputs : 2 
Primary Outputs . 2 
Intermediate Vars: 0 
Literals : 2 
Maximum Levels : I 
Maximum Fanout : I 
Output logic statistics: 
Primary Inputs . 2 
Primary Outputs : 2 
Intermediate Vars : 0 
Literals : 2 
Maximum Levels : 1 
Maximum Fanout 
Weak Division Runtime: 0.0 sec 
Starting Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COS', 
stdinv 22 44 
TOTAL GATE COST :44 
TOTAL GATE COUNT : 2 
MAXIMUM FANOUT : 1 
MAXIMUM INT J AN : 0 
MAXIMUM INBAR_FAt'J: I 
MAXIMUM LEVEL : I 
Technology Mapping Runtime: 0.1 sec 
Structure Composition Runtime: 0.2 sec 
Starting Netlist Generation 
102 
)10 errors, No warnings. 
Beginning to translate nellisl file: 
Ilmp_lIilltlhlkepler_u2/kljacho/project'i/the.';is2/rounder/pO.nct 
Finished the translation of netlist file: 
Starting flattening module rounder 
Flattening through instance: pi of cell: pi 
Plallening through instance: ]12 of cell: p2 
Flattening through instance: pO of cell: pO 
The design has hecn flattcncd. 
llallening module rounder 
Runtime: 0.0 sec 
Starting Synthesis oflogil: bio(;k: [overshift. p3] 
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Parsing Runtime: 0.1 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0,0 sec 
!O3 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.1 sec 
Starting Structure Optimization 
Starting Boole,m Minimization for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structure OptimiZation Runtime : 0.1 sec 
Starting Structure Composition 
Starting Weak Division 
Input logic statistics: 
Primary Inputs . 51 
Primary Outputs : 50 
Intermediate Vars : 0 
Literals . 100 
Maximum Levels 
Maximum Fanolll : 1 
Output logic statistics 
Primary lnputs : 5] 
Primary Outputs : 50 
Intennediate VaTS : 0 
Literals 100 
Maximum Levels : 1 
Maximum Fanout : I 
Weak Division Runtime: 0.1 sec 
Starting Technology Mapping 
GATE TYPE GATE COST TL\1ES USED TOTAL COST 
stdnor2 39 50 1950 
stdinv 22 50 1100 
TOTAL GATE COST: 3050 
104 
TOTAL GATE COUNT : 100 
MAXIMUM FANOUT : I 
:\1AXIMUM JNT]AN I 
MAXIMUM IKBARJAt'.': I 
MAXIMUM LEVEL 2 
rechnology Mapping Runtime: 0.6 sec 
Structure ComJXlsition Runtime: 0.8 sec 
Starting Netlisl Generation 
Writing net file Itmp_mntlh!keplecu2IkljacksoJprojectslthcsis2/overshiftJp3.net 
Nellist Generation Runtime: 0,0 sec 
No errors. No warnings. 
Beginning to Lranslate nellist file 
Itmp _  mntlhlkepler_u2lkljacksofprojectsfthesis2/overshiftJp3.net 
Finished the translation of net list file: 
Itmp_mntlhlkepler_u2lkljacksoJprojectsfthesis2/ovcrshiftJp3.net 
Synthesis of logic block: [overshift, p3] 
Runtime: 1.7 sec 
Starting flattening module overshift 
Flallening through instance: p3 of cell: p3 
The design has been flattened. 
flattening module overshift 
Runtime: 0.1 sec 
Starting Synthesis of logic block: [inverter2, r4) 
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Parsing Runtime: 0.1 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.0 sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.1 sec 
Starting Structure Optimization 
Starting Boulean Minimization for Multi-level Logie 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structure Optimization Runtime: 0.1 sec 
Starting Structure Composition 
Starting Weak Division 
Input logic statistics· 
Primary Inputs : 27 
Primary Outputs : 26 
Intermediate Vars : 0 
Literals : )04 
Maximum Levels : I 
Maximum Fanout 
Output logic statistics· 
Primary Inputs : 27 
Primary Outputs : 26 
lntennediale Vars : 0 
Literals : 104 
Maximum uvels : 1 
Maximum Fanout : 1 
Weak Division Runtime: 0.1 see 
106 
Starting Technology Mapping 
GATE TYPE GATE COST TIMF.S USED TOTAL COST 
sldxnur2 50 26 1300 
srdinv 22 66 
TOTAL GATE COST : 13&1 
TOTAL GATE CO(f:\"T: 29 
\1AXIMUM FANOUT : 9 
.\lAXIMUM !NT ]A'\" : I 
MAXIMUM INBAR]AX: 9 
MAXIMUM LEVEL : 2 
Technology Mapping Runtime: 0.8 sec 
Structure Composition Runtime: 1.0 sec 
Stal1ing XetJist Generation 
Writing net file Itmp_mntlh/k,eplccu2Ikljacksoiprojectsilhesis2Iinverter2lp4.nel 
Nellis! Generation Runtime: 0.0 sec 
No errors. :.10 warning, 
Finished the translation of nellist file 
Sla11ing flattening module inverter2 
Flattening through instance: p4 of cell: p4 
The design ha~ heen Ilalleneu 
flallening module inverter2 
Runtime: 0.1 sec 
Starting Synthesis of logic block: [veheck, p61 
107 
Copyright 1992, 1993 Cascade Design Automation Corporation. 







Parsing Runtime: 0.2 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.2 sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 1.1 sec 
Starting Structure Optimization 
Starting Boolean Minimiw.tion for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtiml;.":: 0.0 sec 
Structure Optimization Runtime: 0 .1 sec 
Starting Structure Composit ion 
Starting Weak Division 
Input logic statistics: 
Primary Inputs : 33 
Primary Outputs : 11 
lntennediate Vars : 0 
Literals : 126 
Maximum Levels 
Maximum fanout : I 
Output logic statistics: 
Primary Inputs . 33 
Primary Outputs : 11 
Intennediate Vars : 2 
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Literals : 54 
Maximum Levels : 2 
Maximum Fanout : 9 
\Veak Division Runtime: 0.2 sec 
Starting Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdnor2 39 78 
stdand2 44 44 
stdand3 59 59 
sldinv 22 44 
stdnand2 39 39 
stdao21 63 441 
stdor2 43 43 
stdand4 69 69 
sldnor4 69 345 
Sldnor3 54 54 
TOTAL GATE COST 1216 
TOTAL GATE COUNT: 22 
MAXIMUM fANOUT : 9 
MAXIMUM INT _FAN: 9 
.\1AXIJ.\1UM INEAR_FAN: 2 
MAXIMUM LEVEL : 4 
Tectmology Mapping Runtime: 0.5 sec 
Structure Composition Runtime: 0.7 sec 
Starting Nellis! Generation 
Writing net file Ilrnp_mnt/hlkepler_u21kIjacksoJprojccts/thcsis2/vchcckJp6.nct 
NOTE: OUTPUT zman_24_ 1S GND 
Nellis! Generation Runtime: 0.0 sec 
No errors. No warnings. 
Beginning to translate nt:llbt file: 
Itmp_mntlhlkepler _u2Ikljackso/projects/thesis2/vcheckJp6.nct 
Finished tht: translation of net list file: 
Itmp_mntlhlkeplecu2lklJ3ckso/projectsJthesis2/vcheck/p6.nt:t 
Synthesis of logic block: [vcheck, p6J 
109 
Runtime: 3.2 sec 
Starting Synthesis of logic block: lvcheck. p5] 
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Parsing Runtime: 0.0 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.0 sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.3 sec 
Starting Structure Optimization 
Starting Boolean Minimization for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structure Optimization Runtime: 0.0 sec 
Starting Structure Composition 
Starting Weak Division 
Input logic statistics: 
Primary Inputs : 8 
Primary Outputs : 2 
Intermediate Van; 0 
Literals : 24 
Maximum Levels : I 
Maximum Fanout 
lID 
Output logic statistics: 
Primary Inputs : 8 
Primary Outputs 
lIltenncdiate Vars 0 
Literals : 24 
Maximum Levels : I 
Maximum Fanout 
Weak Division Runtime: 0.0 sec 
Starting Technology Mapping 
GATE TYPE GArECOST TIMES USED TOTAL COST 
stdor4 74 74 
stdmux2 50 200 
stdandl 44 I 44 
stdinv 22 4 88 
stdnor4 69 138 
TOTALGA"l'ECOST :544 
TOTALGATECOUNT: 12 
MAXIMUM FAi~OUT : I 
MAXL\1UM lNIJAr-; : 1 
MAXIMUM INBAR_FAN: I 
MAXIM UM LEVEL ; 3 
Technology Mapping RuntilIlt:: 0.4 sec 
Structure Composition Runt ime: 0.4 sec 
Starting Nellist Generation 
Writing net file Itmp_mntlhlkepler_u21kIjackso/projccls/thesis2/vchccklpS.ne\ 
Nellis! Generation Runtime: 0.0 sec 
No elTors. No warnings. 
Beginning 10 translate netlis! file: 
lunp_mntlh/kepler_u2Ikljackso/projec!s/!hcsis2/vcheck/pS.net 
Finished the translation of netlist filt:: 
Itmp_mntlhlkepler_u2Ikljackso/projects/thesis2JvchcckJpS.nct 
Synthesis of logic block: [vcheck, pS) 
Runtimc: 1.0 sec 
III 
Starting flattening module vcheck 
Flattening through instance: p6 uf cell: p6 
Flattening thruugh in~tance: p5 of cell: p5 
The design has heen flattened. 
flattening module vchcck 
Runtime: 0. 1 sec 
Starting Synthesis of logic block: [invertcr, p7J 
Copyright 1992. 1993 Ca~cade Design Automation Corporation. 
CASCADE base location: /local/epoch 
Project; Itmp_mntlhlkepler_u2IkJjacksolprojectsithesis2 
Ruleset: CDA I u2m I p 
Technology: cmos 
/Iocallcpochlhinlcpp Itmp_mntlh/kepler_u2Ik1jackso/projcctslthesis2Iinvel1cr/p7.fin 
Itmp _mntlhlkeplec u2/klj acksolprojectslthesis2/invener/f#p 7 .mac 
Starting Parsing 
Parsing Runtime: 0 .1 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.0 sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.0 sec 
Starting Structure Optimization 
Starting Buolean Minimization for MUlti-level Logic 
Boolean Minimizat ion for Multi -level Logic Runtime: 0.0 sec 
Structure Optimization Runtime: 0.1 sec 
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St.arting Structure Composition 
Starting Weak Division 
Input logic statistics: 
Primary Inputs : 26 
Primary Outputs : 25 
Intenncdiatc Van; : 0 
Literals : 100 
Maximum Levels 
Maximum Panout : 1 
Output logic statistics: 
Primary Inputs : 26 
Primary OlltpUI~ : 25 
Intennediatc Vars : 0 
Literals : 100 
M<L'(imum Levels : i 
Maximum Panout : 1 
Weak Division Runtime: 0.1 sec 
Starting Technology Mapping 
GATE TYPE GATECQST TIMES USED TOTAL COST 
stdxnor2 SO 25 1250 
stdinv 22 3 66 
TOTAL GATE COST : 1316 
TOTAL GATE COUNT: 28 
MAXIM:UM FANOUT : 9 
MAXIMUM INT _PAN : 1 
MAXIMUM lNBAR_FAN: 9 
MAXIMTJM LEVEL : 2 
Technology Mapping Runtime: 0.& sec 
Structure Composition Runtime: 0.9 SCl: 
Starting Nc!Jisl Generation 
Writing net file Itrnp_nmtlh/keplecu2/kljackso/projecls/thesis2finvel1cr/p7.nct 
Kellis l Generat ion Runtime: 0.0 sec 
III 
No errors. No warnings. 
Beginning to translate netlist file: 
Itmp_mnt/hlkepler_u2lkJjackso/projects/thesis2/inverter/p7.net 
Finished the translation of netlist file: 
limp _mn tlhlk.eplcr_u2lkl jackso/projects/thesis2Jinverter/p 7 .net 
Synthesis of logic block: [inverter, p7J 
Runtime: 1.5 sec 
Starting flattening module inverter 
Flattening through instance: p7 of cell: p7 
The design has been flattened. 
flattening module inverter 
Runtime: 0.0 sec 
Starting Synthesis of logic block: lbitshift, p81 
Copyright 1992, 1993 Cascade Dt:sign Automation Corporation. 
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Parsing Runtime: 0.2 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.\ sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.1 scc 
Starting Structure Optimization 
114 
Starting Boolean Minimi:>:ation for Multi-level LDgic 
Boolean MinirniLation for Multi-level lJJgic Runtime: 0.0 SI;':C 
Structure Optimization Runtime: 0.1 sec 
Starting Structure Composition 
Starting Weak Divi~ion 
Literals : 100 
Maximum Levels 
Maximum Fanout 
Output logic statistics' 
Primary Inputs : 26 
Primar), Outputs : 26 
Intermediate Vars : 0 
Literals ']00 
\.faximum Levels 
Vlaximum Fanout : 1 
Weak Division Runtime: 0.1 sec 
Starting Technology .\1apping 
GATt: TYPE GATE COST TIMES USED TOTAL COST 
sldmux2 50 24 
sIdor2 43 
~tdillV 22 3 
-,tdand2 44 I 
TOTALGATECOST 1353 
TOTAL GATE COUNT: 29 
MAXIMUM FA.'\OUT : 9 
MAXIMUM !NT] AN 1 
MAXIMUM INBAR_I'AN: 9 






Technology Mapping Runtime: O.S sec 
Structure Composition Runtime: 0.9 sec 
Starting Netlist Generation 
Writing net file Itmp_mntlhlkepler_u2lkljacksolproject&lthesis2IbitshiftlpS.net 
NOTE: OUTPUT wl1t_25_ IS GND. 
Netlis! Generation Runtime: 0.0 sec 
No errors. No warnings. 
Beginning to translate nellist file: 
Itmp_mntlh/kepler_u2/kljacksolprojectsJthesis2lbitshiftJpS.net 
Finished the translation of netlist file : 
Ilmp_nmtlhlkeplecu2/kljacksolprojects/thesis2IbitshiftlpS.net 
Synthesis of logic block: [bitshift, pSJ 
Runtime: \.7 sec 
Starting flattening module bitshlft 
Flattening through instance: pS of cell: p8 
The design has been flattened 
flattening module hilshift 
Runtime: 0.0 sec 
Starting Synthesis of logi(; block: [muJclnup, p9] 
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Parsing Runtime: 0.3 sec 
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Starting Language Synthesis 
LfUlguage Synthesis Runtime: 0.1 sec 
Starting Boolean Minimi7.ation 
Bookan Minimization Runtime: 0.1 sec 
Stal1ing Stmcturc Optimization 
Starting Boolean Miniluialion for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structure Optimization Runtime: 0.1 sec 
Starting Strw:.:turc Composition 
Starting Weak Division 
lnpullogic statistics 
Primary Inputs : 34 
Primary Outputs : 32 





Primary Inputs 34 
Primary Outputs : 32 
Intermediate VaIS: 5 
Literals ]11 
Maximum Levds 2 
Maximum fanout : 10 
Weak Division Runtime: 0.2 sec 
Stru1ing Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdand4 6') 69 
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stdnor4 69 4 276 
stdoai21 54 8 432 
sldnor2 39 23 897 
stdor2 43 5 215 
stdnand4 69 5 345 
stdinv 22 32 704 
TOTAL GATE COST: 2938 
TOTAL GATE COUNT: 78 
MAXL.\1UM FANOUT : 10 
MAXL\1UM INT]Al'i : 10 
MAXIMUM INBAR_FAN: 2 
MAXIMUM LEVEL : 4 
Technology Mapping Runtime: 0.9 SI;.':C 
Structure Composition Runtime: 1.1 sec 
Starting Netlist Generation 
Writing net file Itmp_mntlhlkepler_u2IkJjaekso/projeets/lhesis2/mulclnup/p9,m:t 
Netlist Generation Runtime: 0.0 sec 
No errors. No warnings. 
Beginning to translate nellist file' 
Itmp_mntlhlkcpler_u2Ikljaekso/projeet.vthesis2/mulclnupJp9.net 
Finished the translation of nctlist tile: 
/tmp_mntlhlkeplcr_u2lkljackso/projcctslthcsis2/mulclnup/p9.net 
Synthesis of logic block: [mulclnup. p9] 
Runtime: 2.4 sec 
Starting flattening module mulclnup 
Flattening through instancc: p9 of cell: p9 
The design has been flattened. 
flattening module mulclnup 
Runtime: 0.1 sec 
Starting Synthesis of logic hlock: [fpadder, sO] 
118 
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Parsing Runtime: 0.0 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0 .0 sec 
Starting Boolean Minimization 
Boole:m Minimization Runtime: 0.0 sec 
Start ing Structure Optimization 
Sl,ming Boolean Minimization for Multi-level Logic 
Boolean Minimization for Multi- level Logi\: Runtime: 0.0 sec 
Structure Optimization Runtime : 0.0 sec 
Starting Structure Composition 
Starting Weak Division 
InpUl logic statistic:s: 
Primary Inputs : 4 
Primary Outputs : 4 
lntenllediatc Vars: 0 
Literals : 4 
Maximum Levels : 1 
Maximum Fanout : 1 
Output logic statistics: 
Primary Inputs : 4 
Primary Outputs : 4 
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Intennediate Vars : 0 
Literals : 4 
Maximum Levels : 1 
Maximum Fanout . I 
Weak Division Runtime: 0.0 sec 
Starting Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdinv 22 88 
TOTAL GATE COST: 88 
TOTAL GATE COUNT: 4 
MAXLMUM FAKOUT : I 
MAXIMUM TNT ]AN : 0 
MAXIMUM L"IBAR] AN: 1 
MAXIMUM LEVEL : I 
Technology Mapping Runtime: 0.1 sec 
Structure Composition Runtime: 0.2 scc 
Starring NetliSI Generation 
Writing net i"iJe Itmp_mntlh!keplcr_u2IkJjack~oIprojcc1.';/lhesis2/fpadderlsD.nel 
Netlist G:neration Runtime: 0.0 sec 
No errors. No warnings. 
Beginning to translate nellist file : 
Itmp_mnt/hlkepler_u2/kljacksolprojcctsJthesis2/fpadderlsO.net 
Finished the tran~lation of netlis! file 
Itmp_mntlh!kepler_lI2IkJjacksolprojects/thesis2/fpadderlsO.net 
Synthesis of logic block: [fpadder, sO] 
Runtime: 0.4 sec 
Starting flallening mcx:lule fpadder 
Flattening through instance: sO of cell: sO 
The design has been flattened 
120 
flattening moduk fpadder 
Runtime: 0.2 sec 
Starting Synthesis of logic block: [encoder, rIO] 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: Ilocal/epoch 
Project: Itmp_mntlhlkepler .. u2Jkljaekso/projects/thesis2 
Ruleset: CDA 1 u2m 1 p 
Technology: cmos 
IJocalJepochlbinlcpp Itmp_mntlhlkep1ecu2/k.ljackso/projects/thesis2/encoder/p10.fin 
IlInp _ITmtlh/kepler _u21kJ jac kso/project~thesis2!encoder/f#p 1 o. mac 
Starting Parsing 
Parsing Runtime: 1.1 scc 
Starting Language Synthesis 
Language Synthesis Runtime: 0.3 sec 
Starting HooJean Minimization 
Boolean Minimization Runtime: 0.4 sec 
Starting Structure Optimiz<ltion 
Starting Booleao Minimiz<ltion for Multi-level Logic 
Boolean Minimization for Multi-leveJ Logic Runt ime: 0.2 sec 
Structure Optimization Runtime: 0.3 sec 
Starting Structure Composi tion 
Starting W eak Division 
Input logic st<ltistics 
Primary Inputs : 48 
Primary Outputs : 6 
Intennedi<lte Vars : 0 
Literals : 1647 
Maximum Levels : 1 
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Maximum Fanout : I 
Output logic statistics : 
Primary Inputs ; 48 
Primary Outputs ; 6 
Intennediate Vars ; 62 
Literals 247 
Maximum Levels : 18 
Maximum Fanout : 4 
Weak Division Runtime: 8.3 sec 
Staning Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdnor2 39 11 429 
stdnor3 54 18 972 
stdao211 79 79 
stdaoi21 54 13 702 
stdoai32 85 85 
stdoai21 54 11 594 
stdnor4 69 12 '28 
stdoai31 70 2 140 
stdnand2 39 6 234 
stdinv 22 28 616 
stdor4 74 592 
SIdor3 59 118 
stdor2 43 129 
TOTAL GATE COST :55 18 
TOTAL GATE COUNT: 116 
MAXIMUM FANOUT : 4 
MAXIMUM INT]AN : 4 
MAXIMUM INBAR]AN: 2 
MAXIMUM LEVEL : 22 
Teeh.nology Mapping Runtime: 2.2 sec 
Structure Composition Runtime: 10.6 sec 
Starting Netlist Generation 
Writing net file Itmp_mntlhlkepler_u2/kljacksuiprojects/thesis2/encoder/pI0.net 
Netlist Generation Runtime: 0.0 sec 
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No errors. No warnings. 
Beginning to translate netlist file : 
lImp _mntJhlke pJcr_u2Ikljackso/projects/lhesis2/encoder/p I 0, net 
Finished the translaTion of net lis I file: 
Itmp_mntlhlkeplecu2/k ljackso/projectsllhesis2/encoder/pIO.net 
Synthesis of logi(; block: [encoder, plOl 
Runtime: 14.2 sec 
Starring flattening module encoder 
Flattening through instance : plO of cel l: plO 
The design has heen flattened 
flattening moduk em.:oder 
Runtime: 0.1 sec 
Starting Synthesis of logic block: [shiftsel, p i ll 
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/local/epoc h1binlcpp lImp _mntlhlkepJer .. u2/kJ jackso/pr~1 cctsithesis2/shiftsellp I I ,fin 
Itmp_mntJhlkepler_u2Ikljacksolprojectsithesis2/shiftsel/f#pll.mac 
Starting Parsing 
Parsing Runtime: 0.2 sec 
Starting Lallguage Symhcsis 
Language Synthesis Runtime: 0.4 sec 
Starting Boolean Minimizatjon 
Boolean Minimization Runtime: 4.8 sec 
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Starting Structure Optimization 
Starting Boolean Minimization for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 1.0 scc 
Strul:turc Optimization Runt imc: 2.0 sec 
Starting Structurc Composition 
Starting Weak Di vision 
Input logic statistics ' 
Primary lnputs : 36 
Primary Outputs : J 4 
Intermediate Vars : 0 
Litcrals : 1813 
Ma.x.imum Levels 
Ma.x. imum Fanout 
OUlput logic statistics 
Primary Inputs : 36 
Primary Outputs : 14 
Intennediate Vars : 46 
Literals : 218 
Ma.x.imum Levels : 9 
Maximum Fanout : 10 
Weak Division Runtime: 2.8 sec 
Starting Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdoai222 100 800 
stdxnor2 50 350 
stdaoi22 69 552 
stdand2 44 12 528 
stdxor2 49 343 
sldnor2 39 312 
stdinv 22 18 396 
stdmux2 50 250 
sldnor3 54 162 
stdao21 1 79 79 
124 
sldor3 59 118 
TOTAL GATE COST : 3890 
TOTAL GATE COUNT: 79 
MAXIMUM fANOUT : 10 
MAXIMUM INT]AN : 10 
MAXIMUM INBAR_FA."'l": 3 
MAXIMUM LEVEL : 9 
Technology Mapping Runt iml:: 1.7 sec 
Structure Composition Runt ime: 4.5 sec 
Starting Nellis! Generation 
Writing net file Ilmp_mntlhlkeplcr_u2/kljackso/projccts/lhesis2/shiftsel/pl1.net 
Nellist Generation Runt ime : 0.0 sec 
No errors. No warnings. 
Beginning to transi:ltc nellis! file' 
Itrnp_mnt/hlkepler_u2/kljackso/projeclsllhesis2lshiflsd/p J I.net 
Finished the translation of net lis I file " 
limp _mntlhlkepltT _ u21k ljacksolprojectslthtsis2fshiftsellp 11.nct 
Synthesis of logic block : lshiflsel, p l 1 J 
Runtime: 13.1 sec 
Starting flattening module shiftscl 
Rattening through instance: pll ofeell: pI! 
The design has been flattened. 
flattening module shiflsel 
Runtime: 0.1 sec 
Starting Synthcsis of logic block: [mansel, pl21 
Copyright 1992, 1993 Cascade Design Automation Corporation. 






Itmp _ mntlhlkepler _ u2/kl j acksolprojectsithesis2/manse!/f#p I 2.mac 
Starting Parsing 
Parsing Runtime: 0.2 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.1 sec 
Starting Boolean Minimization 
Boolean Minimization Runtime: 0.3 sec 
Starting Structure Optimization 
Starting Boolean Minimization for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.1 sec 
Structure Optimization Runtime: 0.3 sec 
Starting Structure ComJXlsition 
Starting Weak Division 
Input logic statistics: 
Primary Inputs : 49 
Primary Outputs : 48 
Intermediate Vars : 0 
Literals : 190 
Maximum Levels : I 
Max.imum Fanout 
Output logic statistics: 
Primary Inputs : 49 
Primary Outputs : 48 
lntcrmediateVars:O 
Literals : 190 
Maximum Levels : I 
Maximum Fanout : I 
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Weak Division Runtime: OJ sec 
Starting Technology Mapping 
GATE TYPE GATE COST TIMES USED TOTAL COST 
stdoai22 68 46 3128 
stdand2 44 I 44 
stdmuxl 50 50 
Sldinv 22 53 1166 
roTAL GATE COST: 4388 
TOTAL GATE COUNT: 101 
MAXL\1UM Fi\.;,\,OUT : 10 
MAXIMUM INTJAN : I 
MAXIMUM !NBAR_PAl'\': 10 
MAXIMUM LEVEL : 2 
Technology Mapping Runtime: 1.5 sec 
Slmctufc Composition Runtime : 1.9 sec 
Starting Nellis! Generation 
Writing net filt: Itrnp_mnlfhlkepler_u2IkJjackso/projccts/thcsis2frnanselJp 11_net 
Nellisl Generation Runtime: 0.0 sec 
No errors. No warnings 
Beginning to translate nellisl file: 
Itmp _mntlh/kcpler _ u2lkl jacksoiprojectslthcsi s2lmanselJp 11.net 
Finished the translation of nellist file: 
lImp _mntlhlkepler _ u2/kljacksoiprojects/thesis2/mansellp 12.ncl 
Synthesis of logic block: [mansel, p12J 
Runlime: 3.5 sec 
Starting flattening module manscl 
Flattening through instance: pl2 of cell: pl2 
The design has been flallened 
flattening module mansel 
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Runtime: 0.1 sec 
Starting Synthesis of logic block: [fft. s 11 
Copyright 1992. 1993 Cascade Design Automation Corporation. 
CASCADE base location: lIocaUepoch 
Project : Itmp_mntlhlkeplecu2/kljacksoJproje<:tsfthesis2 
Rulcset : CDAlu2mlp 
Technology: cmos 
llocaUcpochlbinlcpp Itmp_mntlhlkepler_u2/kl j acksolprojectsfthesis2/fftls I. fin 
Itmp _mntlhlkepler _ u2lkJ jackso/projectsfthesis2Jfftlf#s 1 .mac 
Starting Parsing 
Par:;ing Runtime: 0.0 sec 
Starting Language Synthesis 
Language Synthesis Runtime: 0.0 sec 
Starling Boolean Minimization 
Boolean Minimization Runtime: 0.0 sec 
Starting Structure Optimization 
Starling Boolean Minimization for Multi-level Logic 
Boolean Minimization for Multi-level Logic Runtime: 0.0 sec 
Structure Optimization Runtime: 0.0 sec 
Starting Structure Composition 
Starling Weak Division 
Input logic statistics: 
Primary Inputs : 6 
Primary Outputs : 6 
Intennediate Vars . 0 
Literals : 6 
Maximum Levels 





Weak Division Runtime : 0.0 sec 
Starting 'I-echnology Mapping 
GATE TYPE GATE COST TI\-lES L"SED TOTAL COgl 
stdinv 22 132 
TOTAL GATt:: COST 132 
TOTAL GATE COUNT: 6 
MAXIMUM FANOliT I 
MAXIMUM lKT ]AN : 0 
MAXIMUM INBAR_ FAN: I 
MAXIMUM LEVEL : I 
Tec:hnology Mapping Runtime: 0.1 sec: 
Structure Composition I{untime: 0_2 see 
Starting Netlist Generation 
\Vriting net me Itmp_nmtlhlkeplecu2Ikljac:kso/projeets/thcsis2/fft/s I ,net 
Nellist Generation Runtime: 0.0 sec: 
No errors. No warnings 
Beginning to translate nellist file: 
Itmp_mnt/hlkepler_u2Jkljackso/projects/thesis21fftlsJ ,net 
Finished the translation of ndlist file: 
lImp _mn tlhIkeplec u2lkJjacksuiprojectsithesis2lfftls l.net 
Synthesis of logic block: [fft, 51] 
Runtime: 0.4 see 
Starting flattening m<xluk fft 
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Flattening through instance: sl of cell: sl 
The design has been flatten cd. 
flattening module fft 
Runtime: 1.6 sec 
Writing Itmp _lImtlhlkepler _u2lk.ljacksoJprojectslthesis2/fftchi p/fftchi p. net 
Writing circuit bitshift. 
Writing circuit rounder 
Writing circuit vcheck 
Writing circuit mulclnup 
Writing circuit inverter. 
Writing circuit inverter2. 
Writing circuit overshift 
Writing circuit fpadder. 
Writing circuit complcx_addcr_ 4j nput 
Writing circuit encoder. 
Writing circuit manse!. 
Writing circuit shifgel. 
Writing circuit fpmplier. 
Writing circuit complex_.mplier. 
Writing circuit fit 
Writing circuit fftchip 
File Itmp_mntlh/kepler_u2IkljacksoJproject~thesis2/fftehip/fftchip.def is up to date 
Writing Itmp_mntlhlkepler_u2Ikljackso/projects/thesis2lfftchiplfftchip.vcmd 
Writing Itmp_. mntlhlkepler_u2IkljacksoJprojects/thesis2lfftchip/fftchip.ref 
nocaUepochlbininetinput -p Itmp_mntlhlkepler_u2/klj ackso/projccts/thesis2 -r 
CDA I u2m 1 p +msgclear -msgfilc +ewpsttEW 
Itmp_mntlhlkeplcr_u2Ikljacbo/projects/thesis2/Chip_logslnetinput.log fftchip 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: llocaUepoch 
Project: Itmp_mntlhlkepler_u2Ik.ljacksolproject~thesis2 
Ruleset: CDAlu2mlp 
Technology : cmos 
-------------------------------- NET2NP3 --------------------
Beginning 10 trUllslate nellisl file : 
Itmp_mntlhlkepleCu2Ikljacksolprojectslthesis2lffLchip/fftchip.net 
net2np3(WARNING) (line: 266)can not find net: in_F _1(0) on cell: bitshift 
net2np)(WARNLNG) (l ine: 1445 )can not find net: exp_ F _3(0) on cell: mulclnup 
net2np3(W ARNING) (line: 1446 )can not find net: exp_F_ 4(0) on cell: rnulclnup 
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net2np3(WARNING) (line: 1505 )can not find net: manJ nd_ F _2(0) on cell: muldnup 
net2np3(WARNlNG) (line : 1506 )can not find net : man_md_ F _4(0) on cell: muldnup 
net2np3(W ARt'\'JNG) (line: 6949 )can nOI find nel: a(O) on cell : encoder 
net2np3(WAR.t~ING) (line: 6950 )can not find nct: h(O) on cell : encoder 
net2np3(WARNING) (line: 7001 )can not find net: in_F _5(0) on cell: encoder 
net2np3(W ARt'\'ING) (line: 8293 )can not find net: car(O) on cell: shiftsel 
net2np3(W ARNll\G) (line: 8322 )can not find net: inW) on cell : shiftsel 
net2np3(WARNlNG) (line: 8323 )can not find net: in_F _6(0) on cell: shiftscl 
net2np3(WARNING) (line: 8324 )can not find net: in_ F_7(0) on cell: shifisel 
net2np3(WARNING) (line: 8345 )can not find net: tin(O) on cell: sltifisel 
Finished the translation of nellist file 
Itmp_ITllltlhlkepJcr_u2/klj ackso/projecls/lhesis2lfftchipifftehip"net 
------- BUILD LEAF CELL --
Reading geometry cell addhs#oO "" 
Reading geometry cell dpfadder_bit#o3 "" 
Reading geometry eell dpfadder_bit#06 "" 
Reading geometry cell dpfadder_bit#09 "" 
Reading geometry cell dpfadder_bit#05 "" 
Reading geometry cell dpfadder_bit#oll "" 
Reading geometry cell dpfadder_bit#o7 "" 
Reading geometry cell dpfadder_bil#oI2 " 
Reading geometry cell addhs#oJ "" " 
Reading geometry cell dpfadder_bit#o8 "" 
Reading geometry cell dpfadder_bit#oJO "" 
Reading geometry cell dpfadder_bit#04 "" 
Reading geometry eell stdinv#oO "" 
Reading geometry cell stdand2#oO "" 
Reading geometry cell stdmux2#oO "" 
Reading geometry cell stdor2#oO "" 
Reading geometry cell mcomp#oO "" 
Reading geometry cell gtgate#02 "" 
Reading geometry cell gtgate#oO "" 
Reading geometry cell gtgate#o3 "" 
Reading geometry cell gtgate#o l "" 
Reading geometry eelJ mux2#0 I "" 
Reading geometry eell gtmux#oO 
Reading geometry cell inc#o I "" 
Reading geometry cell gtadd#oO "" 
Reading geometry cell inc#o2 "" 
Reading geometry cell mcomp#o I 
Reading geometry cell mux2#o2 " 
Reading geometry cell inc#o3 "" 
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Reading geometry cdl mux2#04 .. 
Reading geometry cell stdnand2#oO .. 
Reading geometry cell stdnor2#oO .. 
Reading geometry cell 'itdnor3#uO .. 
Reading geumetry cdl mux2#o3 .. 
Reading geometry cell stdnor4#oO .. 
Reading geometry cell stdor4#00 .. 
Readi ng geometry cell stdand4#uO . 
Reading geometry edl stdand3#oO .. 
Reading geometry cell stdao21 #00 .. 
Reading geometry cell zero#oO .. 
Reading geumetry cel! gtgate#u4 . 
Reading geometry cell gtgate#o6 .. 
Reading geometl)· cell gtgate#o5 
Reading geometry celi zero#o 1 .. 
Reading geometry cell sldnand4#oO .. 
Reading geometry cell stdoai21 #00 .. 
Reading geometry cell eompl#oO . 
Reading geometry cell dpcompl#oO . 
Reading geometry eell dpcompl#o 1 
Reading geometry cell stdxnor2#oO 
Reading geometry cell stdor3#oO 
Reading geometry cell dff_e#oO. 
Reading geometry cell gtdff#oO .. 
Reading geometry cell dfC e#u I 
Reading geometry cell dff3#o2 . 
Reading geometry cell dfCcNo3 . 
Reading geometry cell dfCc#04 .. 
Reading geometry cell barrclright#oO .. 
Reading geometry cell gtmux#ol 
-------- NPFLATIEN ------. _----------------
Flattening through instance: Adder! of cell: addhs#oD 
Flattening through instance: Adder2 of cell: addhs#o l 
f lattening through instance: Bitshift I of cell: bitshift 
Flattening through instance: E._Comparator of cell: mcomp#oO 
flatlening through instance: EXP_illUX 1 of cell: mux2#ol 
Flattening through instance: Exp_mux2 of cell: mux2#ol 
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Flattening through instance: Incrementer I of cell: inc#o I 
Flattening through instance: Incrcmentcr2 of cell: inc#02 
Flattening through instance: Incrementer3 of cell: inc#02 
Flattening through instance: M~Comparator of cell: mcomp#oi 
Flattening through instance: Man_fiux 1 of cell: mux2#o2 
Flattening through instance: Man_ffiux2 of cell: mux2#o2 
Flattening through instance: Incrementer of cell: inc#03 
Flattening through instance: MUX of cell: mux2#04 
Flanening through instance: Rounder of cell: rounder 
Flattening through instance: Sign_rnux of cell: mux2#o3 
Flattening through instance: Valuc_Tesl_A of cell: vcheck 
Flattening through instance: VaJuc_Tesl_B of cell: vcheck 
Flattening through instance: Zero_Dec!! of cell: zero#oO 
Flattening through instance: Zero_Dect2 of cell: zero#ol 
Flattening through instance: cleanup of cell: mulclnup 
Flattening through instance: exp30mpl of cell: compl#oO 
Flattening through instance: man_invA of cell: inverter 
Flattening through instance: man_invB of cell: inverter 
Flattening through instance: man_oucinv of cell: inverter2 
Flattening through instance: ovcrshift of cell: overshift 
Flattening through instance: regJ of cell: dfCc#oO 
Flattening through instance: reg2 of cell: dfCc#ol 
III 
Flattening through instance: reg2i of cdl: dff_c#ol 
Flattening through instance: reg3 of cell: dff_c#o2 
Flattening through instance: reg4 of cell: dfCc#o3 
flattcning through instance: regS of cdl; dfCc#o4 
Flattening through instance: shifter of cell: barrelright#oO 
Thc design has becn flattened. 
------------------------ NETCHECK --------------------------
Deleted single terminal net: regout3(29) on cell: fpadder 
Deleted single terminal ne t: rcgout3(30) on cell: fpudder. 
Deleted single teoninal net: regout4(36) on cell: fpadder. 
Deleted single terminal net: regout4(37) on cell: fpadder. 
Deleted single terminal net: regout4(38) on cell: fpudder. 
Deleted single temlinal net: regout4(44) on cell: fpadder. 
netcheck(WARNING) The cell gtdff#oO, instance reg3:reg29 is an unnecessary cell, none 
of its outputs are being used 
netcheck(W ARNING) The cell gtdff#oO, instance reg3:reg30 is an unnecessary ccll, none 
of its outputs are being used. 
netcheck(WARNlNG) The cell gtdff#oO, instance reg4:reg36 is an unnecessary cell, none 
uf its outputs arc being used. 
netcheck(WAR.!"l"ING) Thc cell gtdff#oO, instance reg4:reg37 is an unnecessary cell, none 
of its outputs are being used. 
netcheck(WARNLNG) The cell gtdff#oO, instance reg4:reg38 is an unnecessary cell , none 
of its outputs are being used. 
ncteheck(WARNLNG) The cell gtdff#oO, instance reg4:reg44 is an unneceSSaI), cell, none 
of its outputs are being used. 
netcheck(ERROR) nct: Rounder:nc on cell: fpadder has Multiple Output nodes 
connected together. ([0 tum off this error mesage use net attribute: 
IGNORE_MULT_DRlVER) 
netcheck(ERROR) net: nc on cell: fpadder has Multiple Output nodes conneeted 
together. (To turn off this error mesage use net attribute: IGNORE_MULT_DRlVER) 
Finished netcheck process. Please check for error messages 
--- SEPARATOR -------------------------
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New cell: fpadder---8fOup is created 
Finished separator process. Please l:hel:k for error messages. 
----------------- WRITING CELL TO DISK ---------------- ----
Writing cell fpadder group to disk 
Dump circuit fpadder-Eroup 
Writing cell fpadder to disk 
Dump circuit fpaddcr. 
---------.------ WRITING CELL FTLE 
Dump cell fpadder---8fOup 
Dump cell fpadder 
--"---- BUILD LEAF CELL -------------
Reading geometry cell fpadder . 
------------- - NPFLATTEN--
cell: complcx_addcf_ 4_input has no hierarchy, nothing to flanen 
------------------------ NETCHECK --
Finished netcheck process. Please check for eITor messages. 
---------- SEPARATOR--
Nothing to be separated. 
Finished separator process. Please check for error messages. 
------------------------- WRITING CELL TO DISK -------
Writ ing cell compJex_adder._4_inplllto disk 
Dump circuit complex_adder_ 4_input. 
------------ WRITING CELL FILE--
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-------------- BUlLD LEAF CELL ------
Reading geometry cell addrip#oO"" 
Reading geometry cell gtadd#o I "" 
Reading geometry cell compl#o 1 "" 
Reading geometry cell hsmult2pipcd_c_O#oO"" 
Reading geometry cell stdoai32#oO "" 
Reading geometry cell stdoai31 #00 "" 
Reading geometry cell stdaoi21 #00 "" 
Reading geometry cell stdao211#oO "" 
Reading geometry cell stdoai22#oO " 
Reading geometry cell dfCc#o5 "" 
Reading geometry cell dfCc#o6 " 
Reading geometry cell dfCc#o7 "" 
Reading geometry cell dfCc#oR 
Reading gcometry cell barrellcft#oO " 
Reading geometry cell stdxor2#00 "" 
Reading geometry cell stdaoi22#oO "" 
Reading geometry cell stdoai222#oO" " 
-------------------- -------- NPFLA liEN -
Flattening through instance: AdderJ of cell: addhs#oO 
Rattening through instance: Adder2 of cell : addhs#oO 
Flattening through instance: Addefl of cell: addhs#oO 
Flattening through instance: Adder4 of cell: addrip#oO 
flattening through instance: Adder5 of cell: addhs#oO 
Flattening through instance: Comparator of cell: mcomp#oO 
Flattcning through instance: Complementor of cell: compl#o J 
Flattening through instance: Complementor2 of cell: compl#ol 
Flattcning through instance: lncrementer of cell: inc#o2 
Flattening through instance: Incremcnter2 of cell: inc#o2 
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Flattening through instance: Incrementer of cell: inc#o3 
Flatlcning through instance: MUX of cell: mux2#04 
Flattening through instance: Rounder of cell: rounder 
Flattening through inSTance: Valuc_Test_A of cell: v(;heck 
Flattening through instance: Valuc_Tesl_B of cel!: vchcck 
Flattening through instance: cleanup of cell: mulclnup 
Flattening through instance: encoder of cell: encoder 
Flattening through instance: mansel of cell: manse! 
Flattening through instance: regl ofeell: dfCc#ol 
Flattening through instance : reg2 of cell: dfCc#o5 
FlaHening through instance: reg2i of cell: dfCc#o5 
Flattening through instance: reg3 of cell: dfCc#o6 
Flattening through instance: rcg4 of cell: dfCc#o7 
FJallening through instance: reg4i of cell: dff_c#o8 
Flattening through instance: reg:; of cell: dfCc#04 
Flattening through instance: shifter of cell: harrelleft#oO 
Flattening through instance: shiftsel of cell: srunse! 
The design has been flattcncd. 
------------------- NETCHECK --
Deleted single tenninal nct: prod(48) on ccll: fpmplicr. 
Deleted single tcnninal nct: prod(49) on cell: fpmplier 
Oclctcd single tcrminal nct: prod(50) on cell : fpmplicr 
Deleted single tenninal net: prod(5J) on cell : fpmplier. 
Deletcd single tenninal nct: rcgout4(63) on cell: fpmplier. 
Deleted single terminal net: regout4i(67) on ccll: fpmplicr. 
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netcheck(WARNlNG) The ccll stdnor4#oO, instance encoder:plO_Izh_8_ is an 
unnecessary cell, none of its outputs are being used 
neteheek(WARNING) The cell gtdff#oO, instance reg4:reg63 is an unnecessary cell, none 
of its outputs are being used. 
netcheck(WARNu'\G) The ecll gtdff#oO, instance reg4i:reg67 is an unnecessary cell, 
none of its outputs arc being used. 
netchcck(ERROR) net: Rounder:nc on cell: fpmpl ier has Multiple Output nodes 
connected together. (To turn off this error mesage usc net attribute' 
IGNORE_MUL T _DRIVER) 
netcheek(ERROR) net: nc on cell: fpmplier has Multiple Output nodes connected 
together. (To turn off this error mesage usc net attribute: IG\"ORE_MUL T_DRIVER) 
Finished netcheck process. Please check for error messages 
--------------------- ------- SEPARATOR ------- ----------------
New cell: mplier is created . 
Finished separator process. Please check for error messages. 
--------------- WRITING CELL TO DISK ---------------------
Writing cell mplier to disk 
Dump circuit mplier. 
Writing cell fpmplier to disk 
Dump circuit fpmplier. 
------------------ WRITING CELL FILE --------
Dump cell hsmult2piped3_O#oO. 
Dump cell mplier 
Dump cell fpmplier 
---------------------.----- BUTLD LEAF CELL -------
Reading geometry cell fpmplier .. 
-------------------------- NPFLA TTEN --
cell: complcx_mplier has no hierarchy, nothing [0 flatten 
----------------------------- NETCHECK -----
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Finished netcheck process. Please check for error messages . 
•••• ------------ ------------- SEPARATOR·· 
Nothing to be separated 
Finished separator process. Please check for error messages 
------------------------- WRITING CELL TO DISK ---------------------
Writing cell compJex_mpJier to disk 
Dump circuit complex_mplier 
---.--------------------- ---- WRITING CELL FILE --
Dump cell complex_mplier. 
-----.-.------------------- BUILD LEAF CELL ---------------------
Reading geometry cell complex_adder_ 4_input .. 
Reading geometry cell cornpJex_mplier ... 
Reading geometry ccll M:ntrl#oO .. 
Reading geometry cell inc_O#oO . 
Reading geometry cell gtdff#o I 
Reading geometry cell dfCc#o9 .. 
Reading geometry cell latch_c#oO .. 
Reading geometry ceJJ gtlatch#oO .. 
Reading geometry cell mux4#oO ... 
Reading geometry cell dfCc#o 10 .. 
................... . .... NPFLA TTEN •••••••••••••••••••••••• 
Flanening through instance: incO of cell: inc_O#oO 
Flaltening through instance: Counter of cell: scntrl#oO 
Flattening through instance: FPSRegl of cell : dfCc#o9 
Flattening through instance: FPSReg2 of cell: dfCc#o9 
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Flattening through instance: FPSReg3 of cell: dfCc#09 
flattening through instance: FPSReg4 of cell: dfCc#o9 
Flatteni ng through instance: FPSReg5 of cell: dfCc#o9 
Flattening through instance: Latch I of cell: latch3#oO 
Flattening through instance: Latch2 of cell: latch_c#oO 
Flattening through instance: Mux ! of cell : mux4#oO 
Flattening through instance: Mux2 of cell: mux4#oO 
Flattening through instance: Mux3 of cell : mux4#oO 
Flattening through instance: reg! of cell: dfCc#olO 
Flattening through instance: reg2 of cel!: dfCc#o 10 
Flattening through instam:e : reg3 of cell: dfCc#olO 
The design has been flattened. 
------------- ---- ---- NETCHECK -
netcheck(W ARl'\iING) The cell gtgate#oO, instance Counter:incO:tc_inv is an unnecessary 
cell, nonc of its outputs arc being uscd. 
Finishcd nctcheck process. Please check for error messages. 
--------------------- SEPARATOR - -----------------------
Nothing to bc separated. 
Finished separator process. Please check for error messages 
------------------------- WRJTING CELL TO DISK 
Writing cell fft to disk 
Dump circuit fft. 
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---------------------- WRITTNG CELL Fll..E ------------
Dump cell fft. 
---------- BUTLD LEAF CELL --------------
\Vriting specification cell padin_unbuf#o7, compiler padinput 
Writing specification celJ padin_unbuf#o8, compiler padinput 
Writing specification cell padin_unhtif#o9, compiler padinput 
Writing specification cell padin_unbuf#oIO, compiler padinput 
Writing specification cell padin_unbuf#oll, compiler padinput 
Writing specification celJ padin_unbuf#o12, compikr padinput 
Writing specification cell padout#o2, compiler padoutput 
Writ ing specification cell padout#o3, compiler padoutput 
Wri ting specification cell padgnd#ol, compiier padgndvdd 
Writing specification ceil padvdd#oi, compiler padgndvdd 
Writing specification ccll padgnd#o2, compiler padgndvdd 
Writing specification ccll padvdd#o2, compiier padgndvdd 
Writing specification cell padgnd#o3, compiler padgndvdd 
Writing specification cell padvdd#o3, compiler padgndvdd 
Writing specification cell padvdd#04, compilcr padgndvdd 
Writing specification ceil padgnd#04, compiier padgndvdd 

















Ilocal/cpochlbinlpadcells -p Ilmp_mnt1hlkcpJcf_u2lkljackso/projecls/thesis2-[ 
CDA 1 u2m 1 p +msgclear -msgfiie +ewpstfEW 
Itmp_mnt1hlkepler_u2/kljackso/projectsithesis2Jchip_logs/padcclls.log +geo +sym +sim 
+trans padin_unbuf#o7 padin._unbuf#o8 padin_unbuf#o9 padin_unbu[#o lO 
padin_unhuf#o 11 padin_unbuf#o 12 padout#o2 padout#o3 padgnd#o 1 padvdd#o I 
padgnd#o2 padvdd#o2 padgnd#o3 padvdd#o3 padvdd#04 padgnd#04 
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Calling compiler for cell padin_unbuf#o7 ... 
=====> Generating Layou!. 
======> End Layout 
===> Generating Simulation Model. 
======"> End Simulation Model. 
="====> Gcnerating Transistor Model. 
=="==> End Transistor Model 
======> Generating Layout 
:::0=====> End Layou!. 
=====> Generating Simulation Model. 
===:::0:::0:::0> End Simulation Model. 
====:::0:::0> Generating Transistor Model 
:::0====:::0> End Transistor Model 
======> Gl:nerating Layout 
====="'> End Layou!. 
===:::0> Generating Simulation Model 
=====> End Simulation Model. 
======> Generating Netlis! 
Writing cell padin_unbuf#g7 to disk 
===c",==> End Netlis!. 
Calling compiler for cell padin_unbuf#oS ... 
======> Generating Layout 
======> End Layout 
======> Generating Simulation Model. 
======> End Simulation Model. 
======> Generating Transistor Model 
====="'-'> End Transistor Model. 
===:::0==> Generating Layout 
======> End Layou!. 
======> Generating Simulation Model. 
======> End Simulation Model. 
======> Generating Transistor Model 
===:::=:::0> End Transistor Model. 
===:==> Generating Layou!. 
=======> End Layout. 
=====> C"n:nerating Simulation Model. 
===:==> End Simulation Model. 
======> Generating Netlis!. 
Writing cell padin_unbuf#gS to disk 
======> End Netlis!. 
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Calling compiler for celJ padin_unbuf#o9 .. . 
==> Generating Layout 
====> End Layout. 
= ==> Generating Simulation Model 
= ==> End Simulation Model 
=--==:0> Generating Transistor Model. 
===> End Transistor Model. 
=====> Generating Layout. 
==> End Layout 
==.=> Generating Simulation Mood 
====> End Simulation Model. 
= ====> Generating Transistor Model. 
= ====> End Transistor Model. 
= ====> Generating Layout. 
= ====> End Layout. 
==="'> Generating Simulation Model. 
====:> End Simulation Mooe!. 
=====> Generating Nellist. 
Writing cell padin_unbuf#g9 to disk 
=====> End Nellist. 
Calling compiler for cell padin_unbuf#o I 0 ... 
= ====> Generating Layout. 
= ====> End Layout. 
====> Generating Simulation Model. 
=====> End Simulation Model. 
=="'=> Generating Transistor Model 
======> End Transistor Model 
==="===> Generating Layout. 
===::=::=::=> End Layout. 
===:=> Generating Simulation Model 
====> End Simulation Model. 
= ====> Generating Transistor Model. 
=====> End Transistor Model. 
======> Generating Layout. 
===:0::==> End Layout. 
=:0===> Generating Simulation Model. 
= ==:=> End Simulation Model 
= ::===> Generating Nellist. 
Writing cell padin_unhuf#g I 0 to disk 
=====> End Netlis!. 
Calling compiler for cell padin_unbuf#o I 1, .. 
======> Generating Layout. 
======> End Layout. 
=====> Generating Simulation Model 
====="> End Simulation Model. 
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======> Generating Transistor ModeL 
======> End Transistor Model. 
======> Generating Layout. 
======> End Layout. 
==::==> Generating Simulation Model. 
===> End Simulation Model. 
======> Generating Transistor Model. 
======> End Transistor Model. 
======> Generating Layout. 
======> End Layout. 
=====> Generating Simulation Model. 
======> End Simulation Model 
::=====> Generating Netlist. 
Writ ing cell padin_unbuf#gllto disk 
====""=> End Netlist 
Calling compiler for cell padin_unbuf#oI2 .. 
=""====> Generating Layout 
="'''''===> End Layout. 
====:> Generating Simulation Model. 
""=====> End Simulation Model. 
======> Generating Transistor Model 
:::=====> End Transistor Model 
;:====> Generating Layout 
==::=:=> End Layout 
====::=> Generating Simulation Model. 
;=====> End Simulation Model 
======> Generating Transistor Model. 
======> End Transistor Model . 
======> Generating Layout. 
======> End Layout. 
======> Generating Simulation Model. 
======> End Simulation Model. 
===:::==> Generating Netlis!. 
Writing cell padin_unbuf#g 12 to disk 
======> End Netlis!. 
Calling compiler for cell padout#o2 ... 
=====> Generating Layout. 
=====> End Layout. 
====> Generating Simulation Model. 
======> End Simulation Model. 
=====> Generating Transistor Model. 
======> End Transistor ModeL 
=====> Generating Layout 
====::=> End Layout 
======> Generating Simulation Model 
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======> End Simu lation Model. 
======> Generating Transistor Model. 
=0::====> End Transistor Model. 
======> Generating Layout 
=0::====> End Layout. 
======> Generat ing Simulation Model. 
======> End Simu lation Model. 
:0:0:0=:==> Generating Netlis!. 
Writingcellpadout#g2todisk 
:0:0====> End Netlis!. 
Calli ng compiler for cell padout#o3 ... 
:0=====> Generating Layou!. 
:0:0====> End Layout. 
:0:0:0===> Generating Simulation Model . 
======> End Simulation Model. 
======> Generating Transistor Model 
======> End Transistor Model 
======> Generating Layout. 
==:====> End Layout 
======> Generating Simulation Model. 
==:::===> End Simulation Model. 
===:===> Generating Transistor Model. 
======> End Transistor Model 
=:=:=;===> Generating Layout 
=::0==="'> End Layout. 
======> Generating Simulation Model. 
======> End Simulation Model. 
===:::0==> Generat ing Netlist. 
Writing cell padout#g3 to disk 
======> End Netlis!. 
Calling compiler for cell padgnd#o l .. 
======> Generating Layout. 
===""="'> End Layout. 
======> Generating Simulation Model 
0=0=0=""==> End Simulation Model 
===0==:=> Genemting Transistor Model. 
=="''''==> End Transistor Model. 
==0====> Generating Layout 
"'=====> End Layout 
======> Generating Simulation Model. 
====> End Simulation Model. 
=====> Generating Transistor Model 
"""====> End Transistor Model. 
======> Generating Netlist. 
Writing cell padgnd#g! to disk 
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=""'=,,===> End Netlist 
Calling compiler for cell padvdd#ol ... 
======> Generating Layout. 
======> End Layout. 
=====> Generating Simulation Model. 
=====> End Simulation Model. 
=====> Generating Transistor Model. 
======> End Transistor Model. 
======> Generating Layout. 
======> End Layout. 
======> Generating Simulation Model. 
====:=> End Simulation Model. 
=====> Generating Transistor Model. 
======> End Transistor Model. 
======> Generating Netlist 
Writing cell padvdd#g I to disk 
======> End Netlist. 
Calling compiler for cell padgnd#02 ... 
=="'===> Generating Layout. 
=--====> End Layout. 
=====> Generating Simulation Model. 
======> End Simulation Model 
====="'> Generating Transistor Model. 
======> End Transistor Model. 
=="'''''''=> Generating Layout. 
======> End Layout. 
======> Generating Simulation Model. 
=--====> End Simulation Model. 
======> Generating Transistor Model. 
=====> End Transistor Model. 
======> Generating Nellist. 
Writing cell padgnd#g2 to disk 
==="'==> End Nellist 
Calling compiler for cell padvdd#o2 ... 
====> Generating Layout. 
======> End Layout. 
====> Generating Simulation Model 
======> End Simulation Model. 
=====> Generating Transistor Model 
======> End Transistor Model. 
:=====> Generating Layout. 
=====> End Layout. 
======> Generating Simulation Model. 
======> End Simulation Model. 
======> Generating Transistor Model 
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=====:> End Transistor Model. 
======> Generating Nellist. 
Writing cell padvdd#g2 to disk 
=====:> End Netlist 
Calli ng compiler for cell padgnd#03 ... 
=====> Generating Layout 
======> End Layout 
= ==:> Generating Simulation Model. 
=====> End Simulation Model. 
======> Generating Transistor Model. 
=====> End Transistor Model 
====:::> Generating Layout. 
======> End Layout. 
======> Generating Simulation Model. 
=====> End Simulation Model. 
======> Generating Transistor Model 
======> End Transistor Model. 
======> Generating Nellis!. 
Writing cell padgnd#g3 to disk 
======> End Netlist. 
Calling compiler for cell padvdd#03 ... 
======> Generating Layout. 
:==:::;===> End Layout 
=====> Generating Simulation Model. 
======> End Simulation Model 
=====:::> Generating Transistor Model. 
===:=> End Transistor Model. 
=======> Generating Layout. 
======> End Layout. 
=====> Generating Simulation ModeJ. 
=====> End Simulation ModeJ. 
=====> Generating Transistor Model. 
=====> End Transistor Model. 
======> Generating Nellist. 
Writing cell padvdd#g3 to disk 
==="=> End Netlis!. 
Cal ling compiler for cell padvdd#04 . 
======> Generating Layout. 
======> End Layout. 
=====> Generating Simulation Model . 
======> End Simulation Model 
======> Generating Transistor Model 
======> End Transistor Model. 
==:::===> Generating Layout. 
==:::===> End Layout. 
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;;:0;==;;:;;:> Generating Simulation Model. 
======> End Simulation Model. 
======> Generating Transistor Model. 
======> End Transistor Model 
======> Generating Netlist. 
Writing cell padvdd#g4 to disk 
======> End NetJist. 
Calling compiler for cell padgnd#04 ... 
"'=====> Generating Layout. 
'======> End Layout. 
======> Generating Simulation Model. 
======> End Simulation Model. 
======> Generating Transistor Model. 
======> End Transistor Model. 
======> Generating Layout. 
"";;:====> End Layout 
======> Generating Simulation Model. 
=====> End Simulation Model. 
====;;:=> Generating Transistor Model 
"'=====> End Transistor Model. 
=====> Generating Netlist. 
Writing cell padgnd#g4 to disk 
=====> End Netlis!. 
No errors. No warnings. 
Reading geometry cell fft <-
Reading geometry eel! padill_unbuf#o7 
Reading geometry cell pdinput#oO .. 
Reading geometry cell padin_unbuf#o!! .. 
Reading geometry cell padin_unbuf#o9 ... 
Reading geometry cd l padin_unbuf#olO .. 
Reading geometry cell padin_unbuf#oll 
Reading geometry cell padin_unbuf#o12 .. 
Reading geometry cell padout#o2 .. 
Reading geometry cell pad_driver#ol .. 
Reading geometry cell pdoutput#oO .. 
Reading geometry cell padou!#o3 .. 
Reading geometry cell padgnd#ol .. 
Reading geometry cell pdgndvdd#oO .. 
Reading geometry cell padvdd#ol .. 
Reading geometry cell pdgndvdd#ul .. 
Reading geometry cell padgnd#o2 . 
Reading geometry cell padvdd#o2 . 
Reading geometry cell padgnd#o3 . 
Reading geometry cell padvdd#o3 .. 
Reading geometry cell padvdd#04 .. 
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Reading geometry cell padgndH04 .. 
~ ------------- - -- NPFLAlTEN -- ----------------------
Flattening through instance: inpadO of cell: padin_unbuf#o7 
Flattening through instance: inpadJ of cell: padin_unhuf#o8 
Flattening through instance: inpad2 of cell: padin_unbuf#o9 
Flauening through instance: inpad4 of cell: padin_unbuf#oIO 
Flatlening through instance: inpad5 of cell: padin_unbuf#oll 
Flattening through instance: inpad6 of cell: padin_unbuf#o! 2 
Flattening through instance: outpadl of cell: padou\#o2 
Flattening through instance: outpad2 of cell: padout#o3 
Flatten ing through instance: pwrpadl of cell: padgnd#ol 
Flattening through instance: pwrpad2 of cell: padvddHol 
Flattening through instance: pwrpad3 of cell: padgnd#o2 
Flattening through instance: pwrpad4 of cell: padvdd#o2 
Flattening through instance: pwrpad5 of cell : padgnd#o3 
Flattening through instance: pwrpad6 of cell: padvdd#o3 
Flattening through instance: pwrpad7 of cell: padvdd#04 
Flattening through instance: pwrpad8 of cell: padgnd#04 
The design has been flattened 
---------- NETCHECK -------------------------
netcheck(W ARNING) net: gndpad has multi pad connections 
netcheck(WARNING) net: vddpad has multi pad connections. 
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Finished netcheck process. P1t::ase check for error messages 
--- SEPARATOR 
New cell: fftchip_core is created 
Finished separator process. Please check for error messages. 
--------- CHECKPLOP ---------------
(WAR.:,\ING) CHECKPLOP: :-"'0 package has been selected, 
pin number without PlNN UM, SIDE and PADlND will be ignored, 
auto pad positioning the unassigned pads .. 
PACKAGER: Proceeding with automatic pad order assignment. 
Finished with package infonnation check 
--------- Current Lim.itation Check 
No package has been selected. Using the automatic pad assignment. 
(NOTE) There is no Regular or CoreOnly Vdd pad on the East side of the chip. 
(NOTE) There is no Regular or CoreOnly GND pad on the East side of the chip . 
(NOTE) There is no Regular or CoreOnly GND pad on the South side of the chip. 
(NOTE) There is no Regular or CoreOnly Vdd pad on the West side of the chip. 
POWERCHECK(WARNING) Vdd and GND pads arc not on every side of the design. 
The design "fftchip" is OK to proceed further. 
Finished with Current Limitation Check. 
------- WRITING CELL TO DISK -
Writing cell fftchip30re to disk 
Dump circuit fftchip_core. 
Writing cell ffichip to disk 
Dump circuit fftchip 
----------------------------- WRITING CELL FILE--
Dump cell fftchip_core. 
Dump cell fftchip 
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APPENDIX D EPOCH AUTOCOMPILATION 
/localJepochlbiniautocompile -p Itmp_mntlhlkepler_u2Iklj ackso/projectslthesis2 -r 
CDA 1 u2m 1 p +msgclear -m<;gfile +ewpstfEW 
Itmp_lll11tJhlkepler_u2/klj ackso/projedslthesis2Jchip_logslaUiocompilc.log -Placement -
Route -BufferSizc fftchip 
Copyright 1992, 1993 Cascadc Design Automation Corporation. 
CASCADE base location: lIocal/epoch 
Project: Itmp_mntlhlkeplcr_u2Ikljackso/projects/thesis2 
Rulcset: CDA l u2mlp 
Technology: cmos 
Reading cell file: Itmp_lllntfhlkeplcf_u2/kljackso/projectslthesis2/fftchip/fftchip,cell 
Reading cell fi le 
Itrnp_mntJhlkepler_u2JkJjackso/projectslthesis2/layouCPartslfftchip_corelffIchip_cofl:.cell 
Reading cdl fi le: Itmp_rrmt/h/keplcr_u2/kljackso/projects/thesis2/fftlfft.ceJl .. 
Reading cell file : 
Itmp_mntlhlkepler_u2lklj ackso/projecls/thesis2/Iayout-partslcomplex_mplier/cornplex_m 
plieT.l:ell ... 
Reading ce ll file 
/tmp_rrmLlhlkepler_u2/kJj acksolprojects/thesis2I1ayout_panslfpmplicrIfpmplier,cell .. 
Reading cell file : 
Itrnp_rnntlh!keplecu2Jkljackso/projecls/thesis2/layout_parts/mplicr/mplicr.cell 
Reading ccll file: 
Itmp_mntlhlkepler_u2Ikljackso/projeclslthesis2/layouCParts/hsmult2pipe(Cc_O#oOlhsmult 
2piped_c_O#oO.celi . 
Reading cdl filt: : Itmp_rrmLlhlkeple r_u2Jkljackso/projcctsltbesis2/fpadder/fpadder.ceJl 
Reading cell file: 
Ilmp_mntlh/kepler_u2!kJjacksolprojectsJlhesis2/layou!_partS/fpaddcr-Sroup/fpaddef--Srou 
p.cell .. 




llocaUepoch/binidpath5 -p Itrnp_mntlhlkepler_u2lkljacksolprojectsllhesis2 - f CDA I u2m I p 
+msgclear -msgfile +ewpstfEW 
Itmp_mntlh/kepJer_u2lkljacksolprojeclsJthcsis2/crup_logsidpathS.log fpadder..1;roup 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: llocaVepoch 
Project: Itmp_mntlhlkcpler_u2Ikljackso/projects/thesis2 
Rulcset: CDA 1 u2m I p 
Technology: cmos 
DATAPATH: Reading datapath geometry. 
OAT AP ATH Reading footprints. 
DATAPATH: Placing columns. 
DATAPAHI ' Init ial bit cells placement. 
OAT AP A TH: Routing datapalh. 
DATA PATH 3.0 
size: 26X 3 
Horizontal channels 


































DATAPATH Creating geometry. 
Writing cdl fpadder~roup to disk 
llocaUcpochfbinlgc02gluc -p Itmp_mntlb/kcpler_u2fkljackso/projects/thesis2 -r 
CDAlu2m1p +msgclear -msgfilc +cwpstfEW 
Itmp_mntlhlkepler_u2/kljackso/prujeets/thesis2/ehip_lugs/geo2glue.log -gcoout -tries 30 
fpadder 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE hase location: /locallcpoch 
Project: Itmp_mntfh/kepler_u2/kljaebo/projeets/thcsis2 
Ruleset: CDA I u2m 1 p 
Technology: cmos 
Reading geometry "fpadder" 
Nu. user defined groups: 1 
Grouping standard cells 
Grouping nets into buses 
174 hussed nets eliminated. 
Placement data' 
1301 
Running block placement 
Block Placement: 10.26 percent done 
Block Placement: 20.51 percent done 
Block Placement· 30.77 percent done 
Block Placement· 41.03 percent done 
Block Placement: 5l.28 percent done 
Block Placement: 61.54 percent done 
Block Placement 73.08 percent done 
Block Placement 81.33 percent done 
Block Placement: 93.59 percent done 
Block Placement: 100.00 percent dune. 
Merging groups of 126 and 119 standard cells into 6 rows 
Merging groups of212 and 245 standard cells into 12 rows 
Merging groups of 212 and 457 standard cells into 12 rows 
Merging groups of 78 and 123 standard celJs intu 3 rows 
Running standard cell placement 
IS4 
Optimizing 5 vertical rows of 49 cells 
Optimizing 3 vertical rows of 20 I cells 
Optimizing R vertical rows of212 cells 
Optimizing J 2 rows of 669 cells 
Optimizing J () rows of 169 cells 
Writing geometry "fpadder" 
Writing cell fpudder 10 disk 
Geo2g1uc completed on "fpudder : Real time: 00:10:02, CPU time: 558.71 seconds. 
lJocaJ/epochlbinlgJuenp -p Itmp_mntlhlkcpJer_u2lkJjackso/projects/thesis2 -[ CDA I u2m 1 p 
+msgclear -msgfl le +ewpstfEW 
Itmp_mntlhlkeplecu2Ikljacksolprojects/thesis2/chip_logs/gJucnp.log fpadder 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location: /locaUepoch 
Projed: Itmp_mntlh/kepJer_u2Ikljackso/projects/thesis2 
Ruleset: CDA Ju2m lp 
Technology: cmos 
Glue: reading in geometry file fpadder ,. 
Initialize power connections. 
Read in placement expression. 
Position export pins. 
Adding nonh pan for GND 
Adding east pan for GND 
Adding west port for GND 
Adding south pon for VDn 
Adding east pon for VDD 
Adding west port for VDD 
Route power nets. (minimum_sizeJails) 
--GND 
--VDD 
Read in footprint infoffilation 
Over the cell routing gates. 
Over the cell routing blocks. 
Overec1] Router V2.0 
Generating global router input. 
Mixed-Mode Global Router VI. I 
Routing group [01 
Routing group [I] 
Routing group [21 
Routing group [3] 
Routing group [4] 
Assemble Standard cell groups 
Assemble Group std--Ji;roup_O 
Contour Router V 1.1 
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Channel no. 0 
Channel no. 1 
Assemble Group std-troup_ 1 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Channel no. 6 
Channel no. 7 
Channel no. 8 
Assemble Group rnder 
Channel no. 9 
Channel no. 10 
Channel no. I I 
Channel no. 12 
Assemble Group sld--&roup_3 
Channel no. 13 
Channel no. 14 
Channel no. IS 
Channel no. 16 
Channel no. 17 
Channel no. 18 
Channel no. 19 
Channel no. 20 
Channel no. 21 
Assemble Group Sld-£fOUp_2 
Channel no. 22 
Channel no. 23 
Channel no. 24 
Channel no. 25 
Channel no. 26 
Channel no. 27 
Channel no. 28 
Channel no. 29 
Channel no. 30 
Channel no. 31 
Channel no. 32 
Assemble Blocks 
Channel no. 33 
Channel no. 34 
Channel no. 35 
Channel no. 36 
Channel no. 37 
Route perimeter channels. 
Ripping External Channels 
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Channel no. 38 
Channel no. 39 
Ch3IlIlei no. 40 
Channel no. 41 
Gcnerating Geometry. 
Writing cell fpadder to disk 
Glue: fpadder completed, Real time: 00:05:45, CPU time: 290.25 seconds 
/Iocal/epoch/bin/ge02g1ue -p /tmp_mntlhlkepler_u2/k1jacksolprojects/thesis2 -r 
CDAlu2mlp +msgcJear -msgfile +ewpstfEW 
Itmp_mntlhlkepler_u2/kljackso/projectslthesis2lchip_logslge02g1ue.Jog -geoout -tries 30 
complex3dder_ 4_inpUl 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: /local/epoch 
Project: /tmp_mntlhlkepler_u2/kljacksolprojects/thesis2 
Ruleset: CDA I u2m I p 
Technology: cmos 
Reading geometry "complex_addec 4_input" 
No. user defined groups: 0 
Grouping slandardceJls 
Grouping nets into buses 
380 bussed nets eliminated. 
Placement data: 
16 instances (6 blocks, \0 standard cells in 1 groups) 
107 nets (local 5, bussed 79) 
331 pins 
Running block placement 
Block Placement 9.30 percent done 
Block Placement: 18.60 percent done 
Block Placement· 27 .9 1 percent done 
Block Placement: 37.21 percent done 
Block Placement: 46.51 percent done 
Block Placement: 55.81 percent done 
Block Placement: 65. 12 percent done 
Block Placement: 74.42 percent done 
Block Placement: 83.72 percent done 
Block Placement: 94.19 percent done 
Block Placement: 100.00 percent donc. 
Running standard cell placement 
Optimizing I vertical row of 10 cclls 
Writing geometry "complex_addec 4_input" 
Writing cell complex_adder_ 4_input to disk 
Ge02glue completed on "complcx_addec 4_input . Real time: 00:00:23, CPU time: 
16.92 seconds 
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llocaVepoch/binlgluenp -p Itmp_mntlhlkcpler_u2IkJjackso/project~/thesis2 -r CDA I u2ml p 
+msgdear -msgfile +ewPStfEW 
/tmp_mntfhlkeplecu2IkJjack.>o/projects/thesis2Jchip_logs/gluenp.1og 
cornplex_addec 4_input 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation 




Glue: reading in geometry file complex_addec 4_inpul. 
Initialize power connections. 
Read in placement expression 
Position export pins. 
Adding north port for GND 
Adding east port for GND 
Adding west port for GND 
Adding south port for VDD 
Adding east port for von 
Adding west port for VDD 
Route power nets. (minimum_sire_rails) 
--GND 
--VDD 
Read in footprint infonnation. 
Over the cell routing gates. 
Over the cell routing blocks. 
Overcell Ruuter V2.0 
OCR: All standard cell design. 
Generating global router input. 
Mixed-Mode Global Rouler VI. I 
Routing group [0) 
Assemble Standard cell groups 
Assemble Group std~roup_O 
Assemble Blocks 
Contour Router V 1. 1 
Channel no. 0 
Channel no. I 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Route perimeter channels 
Ripping External Channels 
Channel no. 6 
Channel no. 7 
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Channel no. 8 
Channel no. 9 
Generating Geometry . 
Writing cell complex_adder_ 4_input to disk 
Glue: complex_adder_ 4_input completed, Real time: 00:03:35, CPU time: 196.62 
seconds. 
Cell: hsmult2piped3_0It00 has already been placed and routed. 
llocaVepochlbinldpath5 -p Itmp_mntlhlkepJecu2/kljacksolprojects/thcsis2 -r CDAI u2mlp 
+msgclear -msglile +ewpstfEW 
Itffip_rnntlhlkcpler_u2lk.ljacksolprojeclsllhesis2lchip_logsldpalh5.log mpJicr 
Copyright \992, 1993 Cascade Design Automation Corporation 
CASCADE base location: llocaIJepoch 
Project: Ilrnp_mntlhlkepler_u2Ikljackso/projectslthesis2 
Rulesel: CDA I u2m I p 
Technology : cmos 
DATAPATH: Reading datapath geometry . 
DATA PATH' Reading footprints. 
DATAPATH: Placing columns. 
DATAPATH: milia! bit cells placement 
DATAPATH Routingdlltllpllth. 
DATAPATH 3.0 
size: 8 X 6 
Horizontal channels 



















DATAPATH Creating geometry. 
Writing cell mplier to di~k 
lIocalJepochlbinlgeo2glue -p Itmp_mntlhlkepler_u2Ikljackso/projectslthesis2 -r 
CDAI u2m I p +msgc1car -msgfile +cwpstfEW 
Itmp_mntlhlkepler_u2Ikljacksolprojectslthesis2/chip_logslgeo2glue.log -geoout -tries 30 
fpmplicr 
Copyright 1992, 1993 C;c;cade Design Automation Corporation. 




Rcading geometry "fpmplier" 
No . user defined groups: 1 
Grouping standard cells 
Grouping nets into buses 
403 bussed nets eliminated 
Placement data: 
1079 instanccs (2 blocks, 1077 standard cells in 8 groups) 
47 nets (local 820. bussed 28) 
!07 pins 
Running block placement 
Block Placement: 9.76 percent dune 
Block Placement: 19.5 1 percent done 
Block Placement: 29.27 percent donc 
Block Placement: 39.02 percent done 
Block Placement· 48.78 percent done 
Block Placement 58.54 percent done 
Block Placement 68.29 percent done 
Block Placement : 78 .05 percent donc 
Block Placement: 89.02 percent done 
Block Placement: 98.78 percent done 
Block Placement: 100.00 percent done. 
Merging groups of 162 and 194 standard cells into 9 rows 
Merging groups of 76 and 207 standard cells into 10 rows 
Merging groups of 283 and 119 standard cells into 12 rows 
Running standard cell placement 
Optimizing 2 rows of 49 cells 
Optimizing 9 vertical rows of 356 cells 
Optimizing 1 row of 91 cells 
Optimizing 6 venica! rows of 179 cells 
Optimizing 12 rows of 402 cells 
Writing geometry "fpmplier" 
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Writing cell fpmplier to disk 
Geolglue completed on "fpmplier : Real time: 00:06:53, CPU time: 377.57 seconds. 
Ilocallcpochlbinlgluenp -p Ilmp_mntlhlkepler_u2/kljackso/projectslthesis2 -T CDA I u2m I p 
+msgclear -msgfile +ewpstfEW 
Itrnp_mntlh/keplcr_u2/kljacksolprojcctslthcsis2JchipJogslgluenp.log fpmplier 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location: /local/epoch 
Project: Itmp_mntlhlkepler_u2/kJjacksolprojectsltliesis2 
Ruleset: CDA 1 u2m I p 
Technology: cmos 
Glue: reading in geometry file (pmplieT .. 
Initialize power connections. 
Read in placement expression. 
Position export pins. 
Adding nOrlh port for GND 
Adding east port for GND 
Adding west port for GND 
Adding south port for VOD 
Adding east port for VDD 
Adding west port for VDD 
Route power nets. (minimum_size_mils) 
--GND 
--VDD 
Read in footprin t information 
Over the cell routing gates. 
Over the cell routing blocks. 
Overcell Router V2.0 
Generating global router input. 
Mixed-Mode Global Router V 1.1 
Routing group (O) 
Routing group [11 
Routing group [21 
Routing group [3] 
Routing group [4] 
Assemble Standard cell groups 
Assemble Group scdJroup_ l 
Merging multiple external standard cell connections for net clear 
Merging multiple external standard cell connections for net clock 
Merging multiple external standard cell connections for net losCbit 
Assemble Group sld....group_3 
Contour Router V 1. 1 
Channel no. 0 
Channel no. I 
J6J 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Channel no. 6 
Channel no. 7 
Channel no. 8 
Channel no. 9 
Channel no. 10 
Assemble Group rnder 
Channel no. II 
Assemble Group std~roup_2 
Channel no. 12 
Channel no. 13 
Channel no. 14 
Channel no. IS 
Channel no. 16 
Assemble Group std~roup_O 
Channel no. 17 
Channel no. 18 
Channel no. 19 
Channel no. 20 
Channel no. 21 
Channel no. 22 
Channel no. 23 
Channel no. 24 
Assemble Blocks 
Channel no. 25 
Channel no. 26 
Channel no. 27 
Channel no. 28 
Channel no. 29 
Channel no. 30 
Route perimeter channels. 
Ripping External Channels 
Channel no. 31 
Channel no. 32 
Channel no. 33 
Channel no. 34 
Generating Geometry. 
Writing cell fpmplier to disk 
Glue: fpmpher completed, Real time: 00:08:26, CPU time: 446.35 seconds. 
llocallepochlbinlge02glue -p Itmp_mntlhlkepler_u2/kljackso/projects/thesis2 -T 
CDA I u2m 1 p +msgelear -msgfile +cwpslfEW 
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Itmp_lImllh/'kr:pkr_u2/kljackso/projccts/thesis2/chip_logs/geo2g1ue.log -geoom -tries 30 
complcx_mplier 
Copyright 1992 . 1993 Cascade Design Automation Corporation. 
CASCADE base location: lIocalJepoch 
Project: Itmp_lImt/h/keplcr_u21kIjackso/projectslthesis2 
Ruleset: CDAlu2mlp 
Technology : cmos 
Reading geometry "complex_mpJier" 
No. user defined groups: 0 
Grouping standard cells 
Grouping nets into buses 
237 bussed nets eliminated. 
Placement data ' 
16 instances (6 blocks. I 0 standard cells in I groups) 
122 nets (local 5. busser.l106) 
203 pins 
Running block placemcnl 
Block Placement: 8.70 percenl done 
Block Placement: 17.39 percent done 
Block Placement: 26.09 percent done 
Block Placement: 34.78 percent done 
Block Placement: 43.48 percent done 
Block Placement: 52.17 percent done 
Block Placement: 60.87 percent done 
Block Placement: 69.57 percent done 
Block Placement: 78.26 percent done 
Block Placement: 86.96 perccnl done 
Block Placement: 95.65 percent done 
Block Placement: 100.00 percent dOlle. 
Running standard cell placement 
Optim.izing I row of 10 cells 
Wriling geometry "complex_mplier" 
Writing cell complcx_mplief to disk 
Geo2glue completed on "complcx_mplief : Real time: 00:00:24. CPU time: 18.56 
seconds. 
/locaVepochlhinlgluenp -p Itmp_nmt/h/kcplccu2/kljackso/projccts/thesis2 -f CDA lu2m I p 
+msgdear -msgfile +ewpstfEW 
Itmp_nmtlhlkeplecu21kJj ackso/projcctslthesis2/chip_logslgluenp.log complex_mplier 
GLUE ROUTER version 6.1 
Copyright )992, 1993 Cascade Design Automation Corporation. 





Glue: reading in geometry file eomplex_mplier .. 
Initialize power connections, 
Read in placement expression. 
Position export pins. 
Adding north port for GND 
Adding east port for GND 
Adding west port for GND 
Adding south port for VDD 
Adding east port for VDD 
Adding west port for VDD 
Route power nets. (minimulll_sizeJails) 
--GND 
-- VDD 
Read in footprint information. 
Over the cell routing gates 
Over the cell routing hlocks. 
Overcell Router V2.0 
OCR: All standard cell design. 
Generating global router inplll 
Mixed-Mode Global Router VI. I 
Routing group [0] 
Assemble Standard cell groups 
Assemhle Group std....gmup_O 
Assemble Blocks 
Contour Router V 1.1 
Channel no. 0 
Channel no. I 
Channel no. 2 
Channel no, 3 
Channel no. 4 
Channel no.:') 
Route perimeter channels. 
Ripping External Channels 
Channel no. 6 
Channel no. 7 
Channel no. 8 
Channel no. 9 
Generating Geometry , 
Writing cell complex_mplier to disk 
Glue: eomplcx_mplier eomplcted, Re<ll timc: 00:02:59, CPU time: 157.31 seconds 
llocallcpochlbinlge02glue -p Itmp_mntlh/kepler_u2Iklj ackso/projectslthesis2 -r 
CDA I u2m 1 p +msgclear -msgfile +ewpstfEW 
Itmp_mntfhlkepJcr_u2!kljackso/projectslthesis2/Chip_logslge02glue.log -geoout -tries 30 
fft 
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Copyright 1992, 1993 Ca~cade Design Automation Corporation, 




Reading geometry "fft" 
No. user defined groups: I 
Grouping standard cells 
Grouping nets into buses 
526 bussed nets eliminated 
Placement data: 
686 instances (2 blocks, 684 standard cells in 2 groups) 
24 nets (local 406, bussed 17) 
204 pins 
Running block placement 
Block Placement: 8.79 percent done 
Block Placement: 17.58 percent done 
Block Placement: 26.37 percent done 
Block Placement· 35.16 percent done 
Block Placement: 43,96 percent done 
Block Placement" 52.75 percent done 
Block Placement 61.54 percent done 
Block Placement 70.33 percent done 
Block Placement 79,12 percent done 
Block Placement: 87.91 percent donc 
Block Placement: 96.70 percent dooe 
Block Placement: 100.00 percent done. 
Running standard cell placement 
Optimizing 14 vertical rows of 672 cells 
Optimizing I vertical row of 12 cells 
Writing geometry "ffl" 
Writing cell fft 10 disk 
Ge02glue completed on "fff': Real time: 00:02:27, CPU time: 133.76 seconds 
/locallcpochlbinlgluenp -p Itmp_mntlhlkcpler_u2IkJjacksolprojeclslthesis2 -r CDA I u2m I p 
+msgcJear -m~gfile -tcwpslfEW 
Itmp_mntlhlkepler_u2/kljacksolprojects/lhesis2Jchip_logs/gluenp.log fft 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location: /local/epoch 
Project: Itmp_mntlhlkeplecu2Jkljacksolprojects/thesis2 
Ruleset: CDAlu2m lp 
Technology: cmos 
Glue: reading in geometry file fft .. 
Initialize power connections. 
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Read in plal:ement expression 
Position expon pins. 
Adding nonh pon for GND 
Adding east port for GND 
Adding west pon for GND 
Adding south pon for VDD 
Adding east pon for VDD 
Adding west pan for VDD 
Route power nets. (minimum_size_fails) 
--GND 
--VDD 
Read in footprint information 
Over the cell routing gates 
Over the eel! routing blocks. 
Overeell Router V2.0 
OCR: All standard cell design. 
Generating global router input. 
Mixed-Mode Global Router V 1.1 
Routing group [01 
Routing group III 
Assemble Standard cell groups 
Assemble Group ffuop 
Contour Router V 1.1 
Channel no. 0 
Channel no. I 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Channel no. 6 
Channel no. 7 
Channel no. 8 
Channel no. 9 
Channel no. 10 
Channel no. 11 
Channel no. 12 
Assemble Group stct..group_O 
Assemble Blocks 
Channel no. 13 
Channel no. \4 
Channel no. is 
Route perimeter ehannd~. 
Ripping External Channels 
Channel no. 16 
Channel no. 17 
166 
Channci no. 18 
Channel nu. 19 
Generating Geometry. 
Writing cell fft to disk 
Glue : fft completed, Real time: 00: 12: II , CPU time: 672.89 seconds 
llocallepochlbinlgeo2g1ue -p Itmp_mntlhlkcpJcr_u2/kljackso/projcctsllhcsis2-f 
CDA 1 u2m I p +msgclear -msgfilc +cwpsttEW 
Itmp_nmtlhlkcplcf_u2/kljackso/projects/thcsis2/Chip_logslgeo2gJuc.Jog -gcoout -tries 30 
fftchip_core 
Copyright 1992, 1993 Cascade De~ign j\utomation Corporation 




Reading geometry "fftchip_core" 
No. user defined groups: 0 
Grouping standard cells 
Grouping nets into buses 
249 bussed nets eliminated. 
Placement data" 
70 ins tances (1 blocks, 69 standard cells in 2 groups) 
22 nets (local 0, bussed 19) 
204 pins 
Running block placement 
Block Placement: 9.09 percent done 
Block Placement· 18.18 percent done 
Block Placement: 27.27 percent done 
Block Placement: 36.36 percent done 
Block Placement: 45.45 percent done 
Block Placement: 54.55 percent done 
Block Placement: 63.64 percent done 
Block Placement: 72.73 percent done 
Block Placement: 100.00 percent done 
Merging groups of 311 and 33 standard cells into I rows 
Running standard cell placement 
Optimizing I vertical row of69 cells 
Writing geometry "fftchip_corc' 
Writing cell fftchip_core to disk 
Ge02glue completed on "fftchipJ orc : Real time: ()():()(): II, CPU time: 8.95 seconds 
Ilocallcpochlbin/gluenp -p /tmp_mntlh/keplcr_u2lk.ljackso/projects/the~is2 -r CDA lu2mlp 
+msgdear -msgfile +ewpstfEW 
/tmp_mntlhlkeplcr_u2/kljackso/projectsithesis2lehip_logs/gluenp.Iog fftchip_cure 
GLUE ROUTER version 6. 1. 
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Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location: /local/epoch 
Project: Itmp_mntlhlkeplcr_u2/kljaekso/projects/thesis2 
Ruleset: CDA lu2mlp 
Technology: cmos 
Glue: reading in geometry file fftehip_eore .. 
Initialize power connections. 
Read in placement expression. 
Position export pins. 
Route power nets. (minimum_size_rails) 
--GND 
--VDD 
Read in footprint information. 
O\'l:r the edl routing gates. 
O\'l:r the cdl routing block~ 
Overedl Router V2.0 
OCR: All standard cell design. 
Generating global router input 
Mixed-Mode Global Router V1.1 
Routing group [0] 
Assemble Standard cell groups 
Assl:mbJc Group std--£roup_O 
Assemble Blocks 
Contour Router V 1.1 
Channel no. 0 
Route perimeter channels 
Ripping External Channels 
Channel no. I 
Channclno. 2 
Channel no. 3 
Channel no. 4 
Generating Geometry. 
Writing cell fftchip_eore to disk 
Glue: fftehip_core completed, Real time: 00:03:32. CPU time: 197.70 second~. 
llocal/epochlbiniplopS -p Itmp_mntlhlkepler_u2/kJj acksolprojects/thesis2 -r CDAlu2mlp 
+msgc1ear -msgfile +ewpslfEW 
Itmp_mntlhlkepler_u2Ikljackso/projcctslthesis2lchip_logs/plopS.log fftchip 
Copyright 1992, 1993 Cascade Design Automation Corporation 




PACKAGER· Reading top level chip data. 
PACKAGER: :\"0 package has been specified, automatically selecting package. 
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~--> pa..:kcdl ->name == "cda lOO[)433". 
----------> packccll->narue = "cda J00p540" 
---- --------> packccll ->name = "cda1 20p433" 
------> packcell->narnc = "cda124p335". 
--------> packccll->namc = "cda132p400" 
-------------> packce ll ->namc = "cda I32p4JO". 
-------------> packcell->name = "cda132p540", 
-------> pa..:k<.:dl->name = "cdaJ6pI 20". 
-------------> packcel l->namc = "cda16p3J 5" . 
-------------> packcelJ->name = "cdaJ80p480" 
------> packcdl->name = '·cda20pJ60" . 
... ___ _____ > packcel l->name :::o "cda22p I40" . 
-------------> packcc ll->namc = "crla24p350". 
- --------> packcell->name = "cda28p2S0". 
-_ .. ---> packcdl->name = "cda28p3JO" 
-------------> packcell->name = '·cda40p250" . 
-------------> packcell->name:=o "cda40p3C)(Y . 
--------- .---> packcd l->name = "cda48p250". 
---------> packcell->name = "cda48p3 10 ·· . 
-------------> packcell->name = "cda48p350" 
-------------> packcell->name :. "cda64p400'·. 
-------------> packcelJ->name :. "cda68p400' 
---- --. -----> packcell->name :. "cda72p340" 
--> packcell->name = "cda84p400" 
------------> packcell->name = "cda84p450". 
--> pal:kceJJ ->name:. "cda84p470" . 
------>Can't find any appropriatc package. place pads without pal:kage. 
PACKAGER: Placing pads. 
MOAT ROUTER: Routing East channel 
Contour Router V I . I 
MOAT ROUTER: Routing West channel. 
MOAT ROUTER: Routing North channel 
MOAT ROUTER: Routing South channel 
MOAT ROUTER: Done. 
Writing cell ffichip to disk 
Die size : 409 x 576 (mils) Scribe spacing: 0 (mils) 
Die size 10391 x 14625 (um) Scribe spacing 1 (um) 
Module size : 375 )( 543 (mils) NONE 
Module size: 9520)( 13795 (urn) 
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Number of nets: 408 
Max. routing space: 6 (mils) Min. routing space: 4 (mils) 
Max. routing space: 165 (urn) Min. routing space: 99 (urn) 
Number of pads : 210 
Max. pad height: 6 (mils) Min. pad height :6 (mils) 
Max. pad height: 139 (urn) Min. pad height: 139 (urn) 
llocalJepochlbinlpdabs -p Itmp_nmtlhlkeplcr_u2Ikljackso/projects/thesis2 -r CDA I u2ml p 
+msgclear -rnsgfile +ewpstfEW 
Itmp_mnt/h/keplecu2Ikljackso/projectslthesis2/chip_logslpdahs.log -B -A fflchip 
Copyright 1992, 1993 Cascade Design Automation Corporation . 
CASCADE base location: /local/epoch 
Project: Itmp_flllltlhlkepler_u2Ikljaekso/projeetslthesis2 
Ruleset: CDAlu2m lp 
Tedmology : cmos 
PDABS 
Power Dissipation and Buffer Sizing 
Buffer Size Method: Automatic 
PDABS: Clock Frequency i~ 10 MHz. 
Default Duty Cycle is 50 % 
Supply Voltage is 5 Volts. 
Temperature is 25 degrees C 
PDABS : Reading database. 
PDABS: Calculating loads. 
PDABS: Checking huffers and rails. 
PDABS:(W ARNING) Parent instance path: fftchiplfftcrup_core/chip 
An I:xtemal 38X buffer is recommended for instance Countcr:rcgl 
Output with maximum load i~ Q. 
The maximum size (7X) will be used. 
PDABS:(WARl\JNG) Parent instance path: fftchip/fftchip_eorelchip 
An external 40X buffer is recommendcd for instance Counter:regO 
Output with maximum load is Q 
The maximum size (7X) will be used. 
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PDABS:(WARNiNG) Parent instance path: fftchip/fftchip_corc/Chip 
An external 7X buffer is recommended for instance Latch 1 :rcg98 
Output with maximum load is Q. 
Thl: maximum size (6X) will be used. 
PDABS:(W ARNlNG) Parent instance path: fftchip/fftchip_corelchip 
An extcmal141X buffer is recommended for instance andl 
Output with maximum load is Y 
The maximum size (6X) will be used. 
PDABS:(WARNING) Parent instance path: fftchiplfflchip_corc/chip 
An external 7X buffer is recommended for instance Mux2:mux34 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(W ARNING) Parent instance path: fftchiplfftchip_core/chip 
An external 7X buffer is recommended for instance Muxl :mux62 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(V/ ARNING) Parent instance path: fftchiplfftchip_core/chip 
An external 7X buffer is recommended for instance :\iux ] :rnux37 
Output with maximum load is Y 
The maximum size (6X) win be used 
PDABS:(W ARNp.;O) Parent instance path: fftchip/fftchip_coreJchip 
An external 7X buffer is recommended for instance Mux l :mux36 
Output with maximum load is Y. 
The maximum size (6X) will be used 
PDABS:(W ARI'\'ING) Parent instance path: fftchiplfftchip_core/chip 
An external7X buffcr is recommended for instance Muxl:mux35 
Outpul with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS :(\V ARNTNG) Parent instance path: fftchiplfftehip30relchip 
An external 7X buffer is recOllullended for instance Muxl:mux34 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDAHS:(W ARNTNG) Parent instance path: fftchip/fftchip core/chip 
An external 11 X buffer is recommended for instance or5 
Output with maximum load is Y. 
The maximum size (6X) win be used 
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PDABS :(WARNING) Parent instance path: fftehipiffLehip_core/ehip 
An external12X buffer is recommended for instance or4 
Output with maximum load is Y. 
The maximum size (6X) will be used 
PDABS:(WARNING) Parent instance path: fftehiplfftehip_eorelehip 
An external 12X huffer is recommended for instance or3 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(W ARNTNG) Parent instance path: fftehiplfftehip30re/Chip 
An external 12X buffer is recommended for instance or2 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(W ARNlNG) Parent instance path: fftchip/fftehip_eore/chip 
An external12X buffer is recommended for instance orl 
Output with maximum load is Y. 
The maximum size (6X) will be used 
PDABS:(W ARl~ING) Parent instam.:e path: fflchip/fftchip_corelchip 
An external28X buffer is recommended for instance Counter:incO:incdecl 
Output is COUl . 
The maximum size (6X) will be used. 
PDABS:(WARNING) Parent instance path: 
fftchip/fftchi P._ core/chi plComplex_MultiplierlFP _Adder2 
An external 21 X buffer is recommended for instance reg2i:reg5 
Output with maximum load is Q. 
The maximum size (9X) will be used 
PDABS:(W AAA' ING) Parent instance path: 
fftchipifftchip_eorc/chip/Complex_MultiplierlFP _Adder2 
An external20X buffer is re<.:ommended for instance reg2i:reg4 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS :(W ARNING) Parent instance path: 
fftchip/fftchip_core/chiplComplex_Multipl ierlFP _Adder2 
An external 20X buffer is recommended for instance reg2i:reg3 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDAilS: (WARNING) Parent instance path: 
fftchiplfftchip30re/chip/Complcx_MultiplicrlFP _Adder2 
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An external 20X buffer is reconUllcnded for instance reg2i:reg2 
Output wilh maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(W ARNlNG) Parent instance path 
fftchip/fftchip_l:orcJchipJCompkx_Multiplicr/FP _Adder2 
An external20X buffer is recommended for instance reg2i:rcgJ 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS :(¥l ARNING) Parent instance path 
fftchip/fflchip_coreJchipiCompJex_Mulliplier/fl' _Adder2 
An external 20X buffer is recommended for instance reg2i :regO 
Output with maximum load is Q . 
The maximum siLc (9X) will be used 
PDABS:(WARNING) Parent instance path 
fftchip/fftchip_corc/Chip/CompJex_MultiplierIFP _Adder2 
An external 7X buffer is rcwmmcnded for instance and 1 
Output with maximum load is Y. 
The maximum size (6X) wil l be used. 
PDABS:(WARNlNG) Parent instancc path: 
fftchi p/fftchip ~core/chip/Complcx_M ulti pIierlFP _ Adder2 
An exttrnal lOX bufkr is rccorrullended for instance orl 5 
Output with maximum load is Y 
The maximum size (fiX) will be used 
PDABS:(WARNING) Parent instance path: 
fftchi p/fftchi p JorC/chip/Complex_ Multip! ierlFP ~ Addtr I 
An extcrnal 21 X huffer is recommendcd for instance reg2i :reg5 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(W ARNI!\'G) Parent instance path: 
fftchi p/fftch.ip~corc/chipiCompkx_Multi plierlFP _Adder I 
An cxttmal 20X bufkr is recomffitnded for instance reg2i:reg4 
Output with maximum load is Q . 
The maximum size (9X) will be: used. 
PDABS:(W AR..NING) Parent instance path: 
fftchi p/fftchip ~ core/Chi p/Complex~M ultiplierlFP _Adder I 
An external 20X buffer is recommended for instance rcg2i:reg3 
Output with maximum load is Q. 
J"ht maximum size (9X) will be: used. 
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PDABS :(WARl'lING) Parent instance path 
fftchip/fftchi p 30re/ehip/Complex _Multiplier/FP _Adder I 
An external 20X buffer is recommended for instance reg2i:reg2 
Output with maximum load is Q. 
The maximum si7.e (9X) will be used. 
PDABS:(WARNING) Parent in~tanee path 
fftchipifftchip_coreichip/Comp1cx_MultipJierlFP _Adder I 
An external 20X huffer is recommended for instance reg2i :regl 
Output with maximum load is Q 
The maximum size (9X) will be used. 
PDABS:(WAR.~ING) Parent instance path 
fftchiplfftchip _core/chip/Complex_Multi plierlFP _Adder 1 
An external 20X buffer is recommended for instance reg2i:regO 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(W ARNING) Parent instance path: 
fftchip/fftchi P30re/chip/Complex_MultiplierlFP _Adder I 
An external 7X buffer is recommended for instance andl 
Output with maximum load is Y 
The maximum size (6X) will be used. 
POABS: (WARNING) Parent i n.~tance path: 
fftchipifftchip_core/chip/Complex_MultiplicrIFP _Adder I 
An external lOX buffer is recommended for instance oriS 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDARS:(WARNING) Parent instance path: 
fftehip/ffteh ip_eore/ehip/Complex_MultiplierlFP _Mult iplier4 
An external 19X buffer is recommended for instance reg4i:regl4 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
POARS:(W ARNLNG) Parent instance path: 
fftchipifftchip30re/ehip/Complex_MultiplierlFP _Multiplier4 
An external 20X buffer is recommended for instance reg4i:reg 13 
Output wilh maximum load is Q 
The maximum size (9X) will be used. 
PDARS:(W ARNL'\IG) Parent instance path 
fftchip/fftchip_core/chip/Complex_MultiplierlFP _Multiplier4 
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An external 19X buffer is recommended for instance reg4i:regl2 
Output with maximum load is Q 
fhe maximum siz!;.': (9X) will be used. 
PDARS:(WARN£NG) Parent instance path: 
fftchi p/fftchip _ corelchip/Complex_ Mu ItlplierlFP _Multiplier4 
An exl!;.':rnal20X buffer is recommended for instance reg4i:regll 
Output with maximum load is Q 
The maximum size (9X) will be used. 
PDABS:(WARNING) Parent instance path: 
fftchip/fftchip30re/chipiComplex_MultiplierlFP _Multiplier4 
An external 19X buff!;.':r is recommended for instance rcg4i:regJO 
Output with maximum load is Q. 
The maximum siz.e (9X) wil l be used. 
PDABS:(WARNL'\'G) Parent instance path: 
fftchi p/fftchi p 30re/chip/Complex _ M ul ti plierlFP _ Multiplier4 
An external 14X buffer is reCOlIullended for instance reg4i:reg68 
Output with maximum load is Q 
The maximum size (9X) will be used 
PDARS:(WARN£NG) Parent instance path: 
fftchi p/fftchip 30re/chip/Complex _ Multiplier/FP _Mult iplier 3 
An external 19X buffer is recommended for instance reg4i:rcgl4 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNLNG) Parent instance path: 
fftchip/fftchip_corclchip/Complex_MultiplierlFP _Multiplier3 
An external 20X buffer is rcconuuended for instance rcg4i:reg l3 
Output with maximum load is Q 
The maximum size (9X) will be used 
PDABS:(WARNING) Parent instance path: 
fftchi p/fftchip 30re/chip/Complex_Multipl ierlFP _Multiplier 3 
An external 19X buffer is recollunended for instance reg4i:reg12 
Output with maAimum load is Q. 
The maximum size (9X ) will he user.!. 
PDABS:(WARNING) Parent instance path: 
fftchiplff((;hip30rekhip/Complex_\I1ulLiplierlFP _Multiplier3 
An external 20X buffer is recommended for instance rcg4i:regll 
Output with maximum load is Q. 
fhe maximum size (9X) will be used. 
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POABS: (WARNING) Parent instance path: 
fftchipifftchip_core/chip/Compkx_MultiplicrlFP _Multiplied 
An external 19X buffer is re<:ommended for instance reg4i:reglO 
Output with maximum load is Q . 
The maximum size (9X) will be used 
POABS:(WARNING) Parcnt instance path: 
fftchip/fftehi p _ core/chip/Complex_Multipl ierlFP _Multiplier3 
An external l4X buffcr is recommended for instance reg4i :reg68 
Output with maximum load is Q. 
The maximum size (9X) will be uscd. 
POABS:(W AR!'ING) Parent instanl:e path 
fftchiplfftchip_core/chip/Complex_MultiplierlFP _Multiplier2 
An external 19X buffer is recommended for instance reg4i:reg14 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
POABS :(WAR..t"'lING) Parent instance path: 
fftl:hiplfftehip _core/ChipiComplex_ Multipl ierlFP _ Multiplier2 
An external20X buffer is recommended for instance reg4i:reg13 
Output with maximum load is Q. 
The maximum size (9X) will be used 
POABS:(WARNING) Parcnt instance path 
fftchip/fftchip_core/ehip/Complex_MultiplierlFP _Multiplier2 
An extcmall9X buffer is recommendcd for instance rcg4i:regl2 
Output with maximum load is Q. 
The maximum sizc (9X) will be uscd. 
PDABS:(WAR..t"lING) Parent instance path 
fftchip/fftchi p _wrelchip/Complex_MultiplierlFP _Multiplier2 
An cxternal 20X buffer is recommended for instance reg4i:reg I I 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
POABS :(WARNING) Parent instance path: 
fftehip/fftehi p 30relchip/Comp!ex_MultiplierlFP _Multi plier2 
An external 19X buffer is recommended for instance reg4i:reglO 
Output with maximum load is Q. 
The maximum size (9X) will he used. 
POABS:(WAR..t"lING) Parent instance path· 
fftchip/fftchip30re/chip/Complex_MultiplierlFP _Multiplier2 
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An external 14X buffer is recommended for instance reg4i:reg68 
Outpul with maximum load is Q. 
The maximum size (9X) will be used 
PDABS:(\\, ARNING) Parent instance path: 
fftchipifftchip_coreJchip/Complex_Multiplier/FP _Multiplierl 
An external 19X buffer is recommended for instance reg4i:reg14 
Output with maximum load is Q. 
The maximum sue (9X) will be used 
PDABS :(W ARNING) Parent instance path" 
ffte hip/fftchi p _corelchip/Complex_ M ultipl ier/FI' _ Multipl ieT I 
An external lOX buffer is recommended for instance reg4i:reg 13 
DmpUl with maximum load is Q. 
The maximum size (9X) will be used 
PDABS:(WARNING) Parent instance path: 
fftchip/fftchip_corc/chip/Complcx_MultiplicrfFP _Mllltiplierl 
An external 19X buffer is recommended for instance reg4i:reg 12 
Output with maximum load is Q. 
The maximum sile (9X) will be used. 
PDABS:(WARNING) Parent instancc path: 
fftchi p/fftchip ._core/chip/Complcx ... MultiplierIFP _Multiplier I 
An extemal20X buffer is recommended for instance reg4i:regll 
Output Wilh maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNING) Parent instance path: 
fftehip/fftchip30rc/chip/Complex_MultiplicrIFP_Multiplierl 
An external 19X buffcr is recommendcd tor instance rcg4i:reglO 
Output with maximum load is Q 
The ma.ximurn size (9X) will he used 
POABS:(WAR.!'1[!\'G) Parent instanl:e path: 
fftchip/fftchip_core/l:hiplComplcx_MultipJier/FP _Multiplier I 
An external 14X buffer is recommended for instance rcg4i:rcg68 
Output with maximum load is Q. 
The maximum size (9X) will be uscd. 
POARS:(W ARNING) Parcnt instance path: 
fftchip/fftchip_corc/ChiplComplcx_Adder_ 4 _InputIFP _Adder6 
An external 21X buffer is recommended for instance reg2i:reg5 
Output with maximum load is Q. 
The maximum sile (9X) will be used 
I77 
PDABS:(WARNrr..:G) Parent instance path: 
fftchip/fftchip_core/chip/Complcx_Addcr_ 4_InputIFP _Adder6 
An exte rnal 20X buffer is recommended for instancc reg2i:rcg4 
Output with maximum load is Q. 
The maximum size (9X) will be used 
PDABS:(W ARNfNG) Parent instance path : 
fftchip/fftchip_eorelehipiComplex_Adder_ 4_lnputIFP _Adder6 
An external 20X buffer is recommended for instance reg2i:reg3 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNLNG) Parent instance path: 
fftchipifftchip_corc/ehip/Complcx_Addef_ 4_InputIFP _Adder6 
An external 20X buffer is recommended for instance reg2i:reg2 
Output with maximum load is Q . 
Thc maximum size (9X) will be used. 
PDABS: (WARNING) Parent instance path· 
fftchip/fftehip_eorc/chip/Complex_Adder_ 4_InputIFP _Adder6 
An external 20X huffer is recommended for instance reg2i:regl 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS :(WAR.t~JI'.;"G) Parent instance path: 
fftchi plfftchi p _core/chipiComplcx_Adder_ 4 _lnputlFP _Adder6 
An external 20X buffer is recommended for instance reg2i:regO 
Output with maximum load is Q 
The maximum size (9X) will be used 
PDABS :(WARNrNG) Parent instance path 
fftchiplfftchip30relchiplComplex_Adder_ 4_Input/FP _Addem 
An external 7X buffer is recommended for instance and 1 
Output with maximum load is Y. 
Thc maximum size (6X) will be used 
PDABS:(WARKING) Parent instance path: 
fftchip/fftchip_core/chip/Complex_Addef_ 4_lnputll;P _Adder6 
An external lOX buffer is recommended for instance or 15 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(WARNING) Parent instance path: 
fftehip/fftehip_corC/ch ip/Complcx_Addef_ 4_InputIFP _Adder5 
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An cxterna.l21X buffer is recomrnt:nded for instance rcg2i:reg5 
Output with maximum load is Q 
The maximum size (9X) wiiJ be used 
PDABS :(WARNING) Pan.o:nt instance path: 
fftchip/fflchip_corelchipiComplex_Addec 4_1nput/FP _AdderS 
An external 20X buffer is recommended for instance reg2i:reg4 
Output with maximum load is Q, 
The maximum size (9X) will be used, 
PDADS :(W ARNING) Parent instance path" 
fftchip/ fftchip_corc/chip/Complcx_Addcf_ 4_lnputIFP. AdderS 
An external 20X buffer is rcconuncndcd for instance reg2i:reg3 
Output with maximum load is Q. 
The maximum size (9X) will be used 
PDADS: (WARNING) Parent instance path " 
fftchip/fftchip_corc/chiplComplex_AddeC 4_InputfFP _AdderS 
An external 20X buffer is rcconuncndcd for instance reg2i:rcg2 
Output with maximum load is Q. 
The maximum size (9X) will be used 
PDABS:(W ARNLNG) Parent instance path · 
fftchip/fftchip_cordchip/Complcx_.Adder_ 4_InputIFP _AdderS 
An external 20X buffer is recommended for instance reg2i:reg I 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS: (W ARNL~G) Parent instance path: 
fftchi p/fftchip_corelchi p/Comple;cAdder_ 4_ lnput/FP _ AdderS 
An external 20X buffer is rewmmended for instance reg2i:regO 
Output with maximum load is Q 
The maximum size (9X) will he used. 
PDABS:(WARNING) Parent instance path : 
fftchip/fftchip_coreJchip/Complex_Adder_ 4_Input/FP _AdderS 
An external 7X buffer is recommended for instance and I 
Output with maximum load is Y 
The maximum size (6X) will be used 
PDABS:(WARNL.'\G) Parent instance path 
fftchip/fftchip_core/chip/Complcx_Addcr_ 4_Input/FP _AdderS 
An external lOX buffer is rewmmended for instance orIS 
Output with maximum load is Y 
Thc maximum size (6X) will he used 
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PDAllS:(WARNING) Parent instance path : 
fftchip/fftchip ~corC/chipfComplex ~Adder _ 4 ~ J nputlFP ~Adder4 
An external 21 X buffer is reconunended for instance reg2i :reg5 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNING} Parent instance path: 
fftchi p/fftchip _corclchipfComplexJ\ddec 4 _lnpu tfFP _Adckr4 
An external 20X buffer is recommended for instance reg2i:reg4 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDAllS :(WARNING) Parent instance path : 
fftchip/fftchip_core/ehip/Complelt~Adder_ 4_lnputfFP _Adder4 
An external 20X buffer is recommcnded for instance reg2i:regJ 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS :(WAR..!"'IlNG) Paren! instance path: 
fftehip/fftehip30re/chip/Complcx_Adder_ 4 _Inputffl' _Adckr4 
An external 20X buffer is recommended for instance reg2i:reg2 
Output with maximum load is Q. 
The maximum size (9X) will be used 
PDAllS:(WARNING) Parent instance path 
fftchip/fftchip JorC/chipiComplex_Adder _ 4 _InputfFP _Adder4 
An external20X buffer is recommended for instance reg2i: reg l 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WAR..!"'IING) Parent instance path 
fftehip/fftchip_eorelehip/Complex_Addec 4_lnput/rP _Adder4 
An external 20X buffer is recommended for instance reg2i:regO 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDADS:(WARNING) Parent instance path: 
fftchiplfftchip _core/chi p/Complex_ Addec 4_ InputIFP _Adder4 
An external 7X buffer is recommended for instance and 1 
Output with maximum load is Y 
The maximum size (6X) will be used. 
I'DABS:(WARNING) Parent instance path: 
fftehip/fflChip~eorcfehip/Complex_Adder_ 4_InputfFP _Adder4 
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An external JOX buffer is recommended for instance oriS 
Output with maximum load is Y 
The maximum size (6X) wilJ be used 
PDABS:(WARNING) Parent instance path 
fftchip/fftchip_corc/chipiComplex_Adder_ 4_InputIFP _Adder3 
An external 21X buffer is recommended for instance reg2i:reg5 
Output with maximum load is Q. 
Tile maltimum size (9X) will be used. 
PDABS:(W ARNING) Parent instance path: 
fftchi p/fftchip_corc/chipJComplex_Adder_ 4_InputIFP _Adder 3 
An external 20X buffer is rttommcmJed for instance reg2i:rcg4 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNING) Parent instance path· 
fftchi p/fftchi p 30re/chip/Complex_Adder _4_ InputIFP _Adder3 
An external 20X huffer is recommended for instance reg2i:reg3 
Output with ma:'(imum load is Q 
The maximum size (9X) will he used. 
POAnS:(W A~'\ING) Parent imtance path ' 
fftchip/fftchi p _corelch ip/CompJex_ Addec 4 _InputlFP _Adder 3 
An external 20X buffer is recommended fur inst:mce reg2i:reg2 
Output with maximum luad is Q 
The maximum size (9X) will be used 
POABS:(WARNING) Parent inst,mee path 
fftehi plfftehi p _core/chip/Complex_Addec 4 _lnputIFP _Adder3 
An external20X buffer is recommended for instance reg2i:reg J 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
POARS:(W ARNlNG) Parent instance path: 
fftchip/fftchip 30re!chi p/CompJex _Adder _4 _lnputIFP _Adder3 
An cxterna120X buffer is recommended for instance reg2i:regO 
Outpul with maximum load is Q 
The maximum size (9X) will be used. 
PDABS:(W ARNING) Parent instance path: 
fftchip/fftchip_curc/chipiComplex_Adder_ 4_InputlFP _Adder:! 
An external 7X buffer is recommended for instance andl 
Output witll maximum load is Y. 
The maximum size (6X) will be used. 
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PDABS:(WARNIN"G) Parent instance path: 
fftchi plfftc hip _eorcJehip/Complex_Adder _ 4 _InputIFP _Adder) 
An external lOX buffer is recommended for instance orIS 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDARS:(\\, ARNIN"G) Parent instancc path' 
fftchip/fftchi p 30re/chipiComplex_Adder _4 _InputIFP _Adder2 
An external 21X buffer is rccommended for instance reg2i:reg5 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARi'llNG) Parent instance path' 
fftchip/fftchip_coreJchip/Complex_Addec 4_lnputlFP _Adderl 
An external 20X buffer is recommended for instance reg2i:reg4 
Output with maximum load is Q. 
The maximum size (9X) will be used 
PDABS:(WARNLNG) Parent instance path: 
fftchip/fftchip30re/chip/Complex_Adder_ 4_InputIFP _Adder2 
An external 20X bu ffer is recommended for instance reg2i:reg3 
Output with maximum load is Q 
The maximum size (9X) will he used 
PDABS:(WARi'l"LNG) Parent instance path: 
fftchipifftehip_corelchip/Complex_Adder_ 4_InputII'P _Adder2 
An external 20X buffer is recommended for instance rcg2i:reg2 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNlNG) Parent instance path: 
fftchip/fftchip_corclchip/Complexj\dder_ 4_InputIFP _Adder2 
An external 20X buffer is recommended for instance reg2i:reg I 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(W ARNlNG ) Parent instance path: 
fftchipifftchip30re/chip/Complex_Adder_ 4_InputlFP _Adder2 
An external 20X buffer is recommended for instance reg2i:regO 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(WARNING) Parent instance path 
fftchi p/fftchi p_ core/chip/Complex_Adder_ 4_ InputIFP _Adder2 
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An external 7X huffer is reconunended for instance and 1 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(WARNrNG) Parent instance path : 
fftchip/fftchip_coreJchip/Complcx_Addcf_ 4_lnput/FP _Adder2 
An external lOX buffer is recommended for instanc!;.': orI5 
Output with maximum load is Y. 
The maximum size (6X) will he used. 
PDABS:(W ARNING) Parent instance path: 
fftchi p/fftchi p _core/chi p'Complex._Addcr _4_ InputIFP _Adder I 
An external 21X buffer is recommended for instance reg2i:reg5 
Output w ith maximum 10<1d is Q 
The maximum size (9X) will be used 
PDABS:(WAfU.JlNG) Parent instance path " 
ff!chiplfflchip _core/chip/Complex_Adder _ 4 _InputIFP _ Adderl 
An external lOX buffer is recommended for instance reg2i:reg4 
Output with maximum load is Q 
The maximum size (9X) will be used 
PDABS:(WARNING) Parent instance path 
fftchip/fftchip_corc/chipiCompJex_Adder_ 4_1nputIFP _Adder I 
An external 20X huffer is reconunended for instance reg2i:reg3 
Outpul with maximum load is Q. 
The maximum size (9X) will he used 
PDABS:(W ARNlNG) Parent instance path: 
fftchip/fftchip_core/chipiComplex_AddeC 4_InputIFP _Adder! 
An external 20X buffer is recommended for instance reg2i:reg2 
Output with maximum load is Q. 
The maximum size (9X) will be u~ed . 
PDABS:(W ARNING) Parent instance path: 
fftchi p/fftchip30re/chiplComplcx_Adder_ 4 _I nputIFP _Adder I 
An external 20X buffer is recommended for instance reg2i:regl 
Output with maximum load is Q. 
The maximum size (9X) will be used. 
PDABS:(W ARNlNG) Parent instance path· 
fftchiplfftchip30relchiplComplex_Adder_ 4_InputIFP _Adder! 
An external 20X huffer is recommended for instance reg2i:regO 
Output with maximum load is Q. 
J"he maximum size (9X) wi ll re used 
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PDABS:(WARNING) Parent instance path: 
fftchipifftchip30re/chip/Complcx_Adder_ 4_InputIFP _Adder I 
An external 7X buffer is recommended for instance and I 
Output with maximum load is Y. 
The maximum size (6X) will be used. 
PDABS:(W ARNING) Parent instancc path: 
fftchipifftchip_core/chip/Complex_Addcr_ 4_InputlFP _Addcr I 
Anextemal lOX buffer is recommended for instance or15 
Output with maximum load is Y. 
The maximum size (6X) will he used. 
Creating ncw modules for composite cell: fftchip30re 
Instance: outpad2:iocntr210 (BUFFER_SIZE = 5) 
Writing specification cell pad_driver#02. compiler pad_driver 
Instance: outpad2:iocntr209 (BUFFER_SIZE = 5) 
Instance: outpad2:iocntr208 (BUFFER_SIZE = 5) 
Instance: outpad2:iocntr207 (BUFFER_SIZE = 5) 
Instance: outpad2:iocntr206 (BUFFER_SIZE = 5) 
Instance: outpadl :iocntr205 (BUFFER_SIZE = 5) 
Instance: outpadl :iocntr204 (BUFFER_SIZE = 5) 
Instance: out pad I :iocntrl97 (BUFFER_SIZE = 3) 
Writing specification cell pad_driver#o3, compiler pad_driver 
Instance: outpadl :iocntrl95 (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl94 (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl93 (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl92 (BUFFER_SIZE = 3) 
Instance: outpad l :iocntrl9 J (BUFFER_SIZE = 3) 
Instam:e: outpadl:iocntr190 (BUFFER_SIZE = 3) 
Instance: outpadl:iocntrl89 (BUFFER_SIZE = 2) 
Writing specification cell pad_driver#04, compiler pad_driver 
Instancc: outpadl:iocntrl88 (BUFFER_SIZE = 2) 
Instance: outpadl :iocntrl87 (BUFFER_SIZE = 2) 
Instance: outpadl:iocntrl86 (BUFFER_SIZE = 2) 
Instance: outpadl:iocntr 185 (BUFFER_SIZE = 2) 
Instance: outpadl:iocntrl84 (BUFFER_SIZE = 2) 
Inmnce: outpadl:iocntr l83 (BUFFER_SIZE = 2) 
Instance: outpad 1: iocntr 182 (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl8l (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl80 (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl79 (BUFFER_SIZE::: 3) 
Instance: outpadI:iocntr178 (BUFFER_SIZE = 3) 
Instance: outpadl :iocntrl77 (BUFFER_SIZE = 3) 
Instancc: outpadl :iocntrl68 (BUFFER_SIZE::: 5) 
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Instance: outpadl :iocntrl65 (BUFFER_SIZE = 5) 
Instance: oUlpad I :iocntr 164 (B UFFER_SIZE = 5) 
Instance: oUlpadJ :iocntrl63 (BUFFER_SIZE = 5) 
Instance: oUlpadl:iocnlrl62 (BUFFER_SIZE = 5) 
Instance: outpadl :iocntrl61 (BU .. rER_SIZE = 5) 
Instance: outpadl:iocntrl60 (BUFFER_SIZE = 10) 
Writing specification cell pad_drivcr#o5. compiler pad_driver 
Instance: outpad 1 :iocntr 159 (8 UFFER_SIZE = 10) 
Instance: outpadl:iocntrl58 (BUFFER_SIZE:: 10) 
Instance: outpadl:iocntr l57 (BUFFER_SIZE = 10) 
Instance: outpadl:iocntrl56 (BUFFER_SIZE = 10) 
Instance: outpadl :iocntrJ55 (BUFFER_SIZE = 9) 
Writing specification cell pad_driver#06, compiler pad_driver 
Instance: outpadl:iocntrl54 (BUFFER_SIZE = 9) 
Instance: outpadl :iocntr153 (BUFFER_SIZE = 9) 
Instance: outpadl:iocntrl52 (BUFFER_SIZE = 9) 
Instance: oUipadl :iocntrl5 I (BUFFER_SIZE = 9) 
Instance: outpad I:iocntrl SO (BUFFER_SIZE = 9) 
Instance: outpadl:iocmrJ49 (BUFFER_S IZE = 9) 
Instance: outpad l :iocntrl48 (BUFFER_SIZE = 9) 
Instance: outpadl :iocntrl47 (BUFFER_SIZE = 9) 
Instance: outpadl:iocntrl46 (BUFFER_SIZE = 9) 
Instance: ou tpad l :iocntr145 (BUFFER_SIZE = 8) 
Writ ing specification cell pad_driver#o7, compiler pad_driver 
Instance: outpadl:iocntrJ 44 (BUFFER_SIZE = 8) 
Instance: outpadl :iocntrl43 (BUFFER_SIZE = 8) 
Instance: outpadl :iocntrl42 (BUFFER_SIZE = 8) 
Creating new modules for composite cell: fft 
Instance: reg2:reg61 (BUFFER_SIZE = 2) 
Writ ing specification cell gtdff#o2, compiler gtdff 
Instance: reg2:regl (BUrrER_SIZE = 2) 
Instance: regl: reg61 (BUFFER_SIZE = 2) 
Instance: reg I :reg50 (BUFFER_SIZE = 2) 
Instance: reg I :reg42 (BUFFER_SIZE = 2) 
Instance: reg 1 :reg29 (BUFFER_SIZE = 2) 
Instance: regl :rcg28 (B UFFER_SIZE = 2) 
Instance: reg I :reg26 (BUFFER_SIZE = 2) 
Instance: rcg l :reg24 (BUFFER_SIZE = 2) 
Instance: reg I :reg20 (B UFFER_SIZE = 2) 
Instance: reg l :reg l9 (BUFFER_SIZE = 2) 
Instance: regl :reg l l (BUFFER_SIZE = 2) 
Instance: regJ:reg9 (BUFFER_SIZE = 2) 
Instance: sl_lzneg_sign_DJeaJ (BUFFER_S IZE = 2) 
Writing specification cell stdinv#o J. compiler gtgate 
Instance: sl_lzneg_sign_D_imag (BUFFER_SIZE = 2) 
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Instance: sl_lzneg_sign_CJeal (BUFFER_SIZE == 2) 
Instance: sl_Izneg_sign_C_imag (BUFFER_SIZE = 2) 
Instance: sl _Izncg_sign_B_real (BUFFER_SIZE = 2) 
Instance: sl_Iznc8-sign_B_imag (BtiFFER_SIZE = 2) 
Instance: Counter:regl (BUFFER_SIZE = 7) 
Writing specification cell gtdff#o3, compiler gtdff 
Instance: Counter:regO (BUFFER_SIZE = 7) 
lnstance: Latch! :reg127 (BUFFER_SIZE = 6) 
Writing specification cell gtlatch#o I, compiler gtlatch 
Instance: Latch I :reg 126 (BUFFER_SIZE = 6) 
Instance: Latch 1 :regl25 (BUfFER_SIZE = 6) 
Instance: Latchl :regl24 (BLWF£R_SIZE = 5) 
Writing specification cell gtlatch#o2, compiler gtlatch 
Instance: Latch !:regI23 (BUFFER_SIZE = 6) 
Instance: Latch I :regl22 (BUFFER_SIZE = 5) 
Instance: Latchl:regl21 (BUFFER_SIZE = 6) 
Instance: Latch I :reg l20 (BUFFER_SIZE = 6) 
Instance : Latchl :regl 19 (BUFFER_SIZE = 6) 
Instance : Latch I :regl18 (BUfFER_SIZE = 6) 
Instance: Latchl :reg!17 (BUFFER_SIZE = 5) 
Instance : Latchl :regl16 (BUFFER_SIZE = 5) 
Instancc : Latch I :reg115 (BUFFER_SIZE = 5) 
Instance: Latchl :regl14 (BUFFER_SIZE = 6) 
Instance: Latch I :regl13 (BUfFER_SIZE = 5) 
Instance: Latchl :rcgl12 (BUFFER_SIZE = 5) 
Instance : Latchl :reglll (BUFFER_SIZE = 6) 
Instance: Latch I :regllO (BUFFER_SIZE = 5) 
Instance: Latch I :regl09 (BUFFER_SIZE = 5) 
Instance: Latchl :reg\08 (BUFFER_SIZE = 5) 
Instance: Latch ] :rcgl07 (BUfFER_SIZE = 5) 
Instance: Latch I :regl06 (BUFFER_SIZE = 5) 
Instance: Latchl:regl05 (BUFFER_SIZE = 5) 
Instance : Latchl :regl04 (BUFFER_SIZE = 5) 
Instance : Latch I :regl03 (BUFFER_SIZE = 5) 
Instance: Latch I :reg I 02 (BUFFER_SIZE = 6) 
Instance: Latch I :regIOI (BUFFER_SIZE = 6) 
Instance: Latch l :regIOO (BUFFER_SIZE = 6) 
Instance: Latch I :reg99 (BUFFER_SIZE = 6) 
Instance: Latch I :reg98 (BUFFER_SIZE"" 6) 
Instance: Latch I :reg97 (BUFFER_SIZE = 5) 
Instance: Latchl :reg96 (BUFFER_SIZE = 5) 
Instance: Latch I :reg95 (BUFFER_SIZE = 2) 
Writing specification cell gtlatch#o3, compiler gtlatch 
Instance: Latch I :re£94 (BUFFER_SIZE = 2) 
Instance: Latchl :reg93 (BUFFER_SIZE = 2) 
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Instance: Latch I :reg92 
Instance: Latchl:reg91 
Instance: Latch I :reg90 
InstaDce: Latchl:rcg89 
Instance: Latchl:reg88 
Instance: Latchl :reg87 









Instance: Latchl: reg77 
Instance: Latchl:reg76 
Instance: Latchl:reg75 
Instance: Latchl :reg74 
Instance: Latchl:reg73 






Instance: Latch 1 :reg66 
InStance: Latchl:reg65 
Instance: Latch 1 :reg64 





Instance: Latchl :rcg27 
Instance: Latchl:reg26 




Instance: Latchl :reg21 
Instance: Latchl:reg20 
Instance: Lalchl: reg19 
Instance: Lalchl:reg18 
Instance: Latchl:regl7 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_S IZE == 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE ::: 2) 
(BUFFER_S IZE", 2) 
(BUFFER_SIZE::: 2) 
(BUFFER_SIZE::: 2) 
(BUFFER_S IZE = 2) 
(BUFFER_S IZE::: 2) 
(BUFFER_S IZE::: 2) 
(BUFFER_SIZE::: 2) 
(BUFFER_SIZE ::: 2) 
(BUFFER_SIZE::: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE ::: 2) 
(BUFFER_SIZE ::: 2) 
(BUFFER_SIZE::: 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE ", 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE", 2) 
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Instance: Latchl:regl6 (BUFFER_SIZE = 2) 
Instance: Latchl :regl5 (BUFFER_SIZE = 2) 
Instance: La!chl :reg I4 (BUFFER_SIZE = 2) 
Instance: Latch I :regl3 (BUFFER_SIZE = 2) 
Instance: Latch I :reg 12 (BUFFER_SIZE = 2) 
Instance: La!chl :regl l (BUFFER_SIZE=2) 
Instance: Latch 1 :reglO (BUFFER_SIZE = 2) 
Instance: Latch I :reg9 (BUFFER_SIZE:::: 2) 
Instance: Latchl:reg8 (B UFFER_SIZE;: 2) 
Instance: Latchl :reg7 (BUFFER_SIZE ;: 2) 
Instance: La!chl:reg6 (BUFFER_SIZE;: 2) 
Instance: Latchl:reg5 (BUFFER_SIZE =2) 
Instance: Latchl:reg4 (BUFFER_SIZE = 2) 
Instance: Latchl :reg] (BUFFER_SIZE ;: 2) 
Instance: Latchl :reg2 (BUFFER_SIZE = 2) 
Instance: Latch 1 :regl (BUFFER_SIZE == 2) 
Instance: Latch 1 :regO (BUFFER_SIZE = 2) 
Instance : Latch2:rcg l27 (BUFFER_SIZE = 2) 
Instance: Latch2:regl26 (BUFFER_SIZE = 2) 
Instance: Latch2:regl25 (BUFFER_SIZE = 2) 
Instance: Latch2:reg l24 (BUFFER_SIZE = 2) 
Instance: Latch2:reg123 (BUFFER_SIZE = 2) 
Instance: Latch2:regl22 (BUFFER_SIZE = 2) 
Instance: Latch2:regl21 (BUFFER_SIZE = 2) 
Instance: Latch2:reg120 (B UFFER_SIZE = 2) 
Instance: Latch2:regl 19 (BUFFER_SIZE = 2) 
Instance: Latch2:regl18 (BUFFER_SIZE = 2) 
Instance: Latch2:reg l l6 (BUFFER_SIZE = 2) 
Instance: Latch2:reg l 13 (BUFFER SIZE = 2) 
Instance: Latch2 :regl 12 (BUFFER- SIZE = 2) 
Instance: Latch2:reglll (BUFFER=SIZE = 2) 
Instance: Latch2:reg l lO (BUFFER_SIZE = 2) 
Instance: Latch2:reglO6 (BUH'ER_SIZE = 2) 
Instance: Latch2:reg105 (BUFFER_SIZE = 2) 
Instance: Latch2:regl04 (BUFFER_SIZE:::: 2) 
Instance: Latch2:reg103 (BUFFER_SIZE = 2) 
lnstance: Latch2:reg102 (B UFFER_SIZE = 2) 
Instance: Latch2:reglO l (BUFFER_SIZE:: 3) 
Writing specification cell gtlatch#04. compiler gtlatch 
lnstanee: Latch2:reg lOO (BUFFER_SIZE == 3) 
Instance: Latch2:reg99 (BUFFER_SIZE"" 3) 
lnstance : Latch2:reg98 (BUFFER_SIZE = 4) 
Writing specification cell gtlatch#o5, compiler gtJatch 
Instance: Latch2:reg97 (BUFFER_SIZE = 2) 


































Instance : Latch2:reg63 
Instance: Latch2:reg59 
Instance: Latch2:reg42 










(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(DUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(D UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
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Instance: Latch2:reg21 (BUffER_SIZE = 2) 
Instance: Latch2:reg20 (BUFFER_SIZE = 2) 
lnstance: Latch2:reg 19 (BUFFER_SIZE = 2) 
Instance: Latch2:reg18 (BUFFER SIZE = 2) 
Instance: Latch2:reg17 (BUFFER=SIZE = 2) 
Instance: Latch2:reg16 (BUFFER_SIZE = 2) 
Instance : Latch2:reg 15 (BUFFER_SIZE = 2) 
Instance: Latch2:reg14 (BUFFER_SIZE =: 2) 
Instance : Latch2:rcg13 (BUFFER_SIZE = 2) 
Instance: Latch2:rcg12 (BUFFER_SIZE = 2) 
Instance: Latch2:reg l1 (BUFFER_SIZE =: 2) 
Instance: Latch2:reglO (BUFFER_SIZE = 2) 
Instance: Latch2:reg9 (BUFFER_SIZE = 2) 
Instance: Latch2: reg8 (BUFFER_SIZE =: 2) 
Instance: Latch2:reg7 (BUFFER_SIZE:; 2) 
Instance: Latch2:reg6 (BUFFER_SIZE:; 2) 
Instance: Latch2 :reg5 (BUFFER_SIZE = 2) 
Instance: Latch2 :reg4 (BUFFER_SIZE = 2) 
Instance: Latch2:rcg3 (BUFFER_SIZE = 2) 
Instance: Latch2:reg2 (BUFfER_SIZE = 2) 
Instance: Latch2:reg l (BUFFER_SIZE = 2) 
Instance: Latch2:regO (B UFFER_SIZE = 2) 
Instance: and 1 (BUFFER_SIZE = 6) 
Writing specification cell stdand2#ol, compiler gtgate 
Instance: Mux3: mux63 (BUFFER_SIZE = 5) 
Writing specification cell gtmux#o2, compiler gtmux 
lnstance: Mux3:mux62 (BUFFER_SIZE = 5) 
Instance: Mux3:mux6 1 (BUFFER_SIZE = 5) 
Instance: Mux3 :mux60 (BUFFER_SIZE = 4) 
Writing specification cell gtmux#o3, compiler gtmux 
Instance: Mux3:mux59 (BUFFER_SIZE = 5) 
Instance: Mux3:mux58 (BUFFER_SIZE = 4) 
Instance: Mux3:mux57 (BUFFER_SIZE = 5) 
Instance: Mux3:mux56 (BUFFER_SIZE = 5) 
Instance : Mux3:mux55 (BUFFER_SIZE = 4) 
Instance: Mux3:mux54 (BUFFER_SIZE =: 5) 
Instance: Mux 3:mux53 (BUFFER_SIZE =: 5) 
Instance: Mux 3:mux52 (BUFFER_SIZE = 4) 
Instance: Mux3:mux51 (BUFFER SIZE = 4) 
Instance: Mux3:mux50 (BUFFER=S IZE = 5) 
Instance: Mux3: mux49 (BUFFER_SIZE = 4) 
Instance: Mux3:mux48 (BUFFER_SIZE = 5) 
Instance: Mux3:mux47 (BUFFE~SIZE =: 4) 
In stance: Mux3:mux46 (BUFFER_SIZE = 4) 
Instance: Mux3:mux45 (BUFFER_SIZE = 4) 
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Instance: Mux3:mux44 (BUFFER_SIZE = 4) 
Instance: Mux3:mux43 (BUFFER_SIZE = 4) 
lnstance: Mux3:mux42 (BUFFER_SIZE = 4) 
Instance: Mux3:mux41 (BUFFER_SIZE = 5) 
instance: Mux3 :mux40 (BUFFER_SIZE = 4) 
instance: Mux3 :mux39 (BUFFER_SIZE = 4) 
Instance: Mux3 :mux38 (BUFFER_SIZE = 5) 
Instance: Mux3 :mux37 (BUFFER_SIZE = 6) 
Writing specification cell gtmux#04. compHer gtmux 
Lnstance: Mux3:mux36 (BUFFER_SIZE = 6) 
Instance: Mux3 :mux35 (BUFFER_SIZE = 6) 
Instance: Mux 3:mux34 (BUFFER_SIZE = 6) 
Instance: Mux3 :mux33 (BUFfER_SIZE = 5) 
Instance: Mux3 :rnux32 (BUFFER_SIZE = 5) 
Instance: Mux3 :mux31 (BUFFER_SIZE .: 2) 
Writing specification cell glmux#o5. compiler gtmux 
Instance: Mux3 :mux30 (BUFFER_SIZE = 3) 
Writing specification cell gtrnux#06. compiler gtmux 
Instance: Mux3:rnux29 (BUFFER_SIZE 0:: 2) 
Instance: Mux3:mux28 (BUFFER_SIZE 0:: 2) 
instance: Mux3:mux27 (BUFFER_SIZE 0:: 3) 
Instance: Mux3 :mux26 (BUFFER_S IZE 0:: 2) 
Instance: Mux3:mux25 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:mux24 (BUFFER_SIZE 0:: 3) 
Instance: Mux3 :mux23 (BUFFER_SIZE 0:: 2) 
Instance: Mux3:mux22 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:mux21 (BUFFER_SIZE 0:: 2) 
Instance: Mux3:mux20 (BUFFER_SIZE 0:: 2) 
instance: Mux3:mux 19 (BUFFER_SIZE = 2) 
Instance: Mux3:mux l8 (BU I--'"FER_SIZE "" 3) 
Instance : Mux3 :mux17 (BUFFER_SIZE: 3) 
Instance: Mux3:mux 16 (BUFFER_SIZE :; 3) 
Instance: Mux3:mux 15 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:muxl4 (BUFFER_SIZE: 3) 
Instance: Mux3:muxl3 (BUFFER_SIZE", 2) 
Instance: Mux3:muxl2 (BUFFER_SIZE 0:: 2) 
Instance: Mux 3:muxll (BUFFER_SIZE 0:: 2) 
Instance: M\Jx3:muxlO (BUFFER_SIZE 0:: 2) 
Instance: Mux3:mux9 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:mux8 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:mux7 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:mux6 (BUFFER_SIZE 0:: 3) 
Instance: Mux3:mux5 (BUFFER_SIZE 0:: 4) 
Instance: Mux 3: mux4 (BUFFER_SIZE:: 4) 
Instance: Mux3:mux3 (BUFFER_SIZE 0:: 4) 
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Instance: Mux3:mux2 (BUFFER_SIZE::o 5) 
Instance: Mux3:muxl (BUFFER_SIZE = 3) 
Instance: Mux3:muxO (BUFFER_SIZE = 3) 
Instance: Mux2:mux63 (BUFFER_SIZE = 5) 
Instance: Mux2 :mux62 (BUFFER_SIZE = 5) 
Instance: Mux2 :mux61 (BUFFER_SIZE = 5) 
Instance: Mux2 :m ux60 (BUFFER_SIZE = 4) 
Instance: Mux2:mux59 (BUFFER_SIZE = 5) 
Instance: Mux2:mux58 (BUFFER_SIZE = 5) 
Instance: Mux2:mux57 (BUFFER_SIZE = 5) 
Instance: Mux2:mux56 (BUFFER_SIZE = 5) 
Instance: Mux2 :mux55 (BUFFER_SIZE = 5) 
Instance : Mux2:mux54 (BUFFER_SIZE = 5) 
Instance: Mux2 :mux53 (BUFFER_SIZE = 5) 
Instance: Mux2 :mux52 (BUFFER_SIZE = 4) 
Instance : Mux2:mux51 (BUFFER_SIZE = 4) 
Instance: Mux2:mux50 (BUFFER_SIZE = 5) 
Instance: Mux2:mux49 (BUFFER_SIZE = 5) 
Instance: Mux2:mux48 (BUFFER_SIZE = 5) 
Instance: Mux2:mux47 (BUFFER_SIZE = 5) 
Instance: Mux2:mux46 (BUFFER_SIZE = 5) 
Instance: Mux2:mux45 (BUFFER_SIZE = 4) 
Instance: Mux2:mux44 (BUFFER_SIZE = 4) 
Instance: Mux2:mux43 (BUFFER_SIZE = 4) 
Instance: Mux2:mux42 (BUFFER_SIZE = 4) 
Instance: Mux2:mux41 (BUFFER_SIZE = 4) 
Instance: Mux2:mux40 (BUFFER_SIZE = 5) 
Instance: Mux2:mux39 (BUFFER_SIZE:: 4) 
Instance: Mux2:mux38 (BUFFER_SIZE = 5) 
Instance: Mux2:mux37 (BUFFER_SIZE = 6) 
Instance: Mux2:mux36 (BUFFER_SIZE:: 6) 
Instance: Mux2:mux35 (BUFFER_SIZE = 6) 
Instance: Mu x2:mux34 (BUFFER_SIZE = 6) 
Instance: Mux2:mux33 (BUFFER_SIZE = 5) 
Instance: Mux2:mux32 (BUFFER_SIZE = 4) 
Instance : Mux2 :mux3 I (BUFFER_SIZE = 4) 
Instance: Mux2:mux30 (BUFFER_SIZE = 3) 
Instance: Mux2:mux29 (BUFFER SIZE = 3) 
Instance: Mux2:mux28 (BUFFER=SIZE = 2) 
Instance: Mux2:mux27 (BUFFER_SIZE = 3) 
Instance: Mux2 :mux26 (BUHeR_SIZE = 2) 
Instance: Mux2:mux25 (BUFFER_SIZE = 4) 
Instance: Mux2:mux24 (BUFFER_SIZE = 3) 
Instance: Mux2:mux23 (BUFFER_SIZE = 4) 
Instance: Mux2: mux22 (BUFFER_SIZE = 4) 
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Instance: Mu:\2:mux21 (BUFFER_SIZE"" 3) 
Instance: Mux2:mux20 (BUFFER_SIZE = 3) 
Instance: Mux2:mux 19 (BUFFER_SIZE = 2) 
Instance: Mux2:mux18 (BUFFER_SIZE = 3) 
Instance : Mux2:muxl7 (BUFFE~SIZE = 3) 
Instance: Mux2:rnuxl6 (BUFFER_SIZE = 3) 
Instance: Mux2:mux 15 (BUFFER_SIZE = 4) 
Instance: Mu;o;2:muxl4 (BUFFER_SIZE:: 3) 
Instance: Mux2:muxl3 (BUFFER_SIZE = 3) 
Instance: Mux2:muxl2 (BUFFER_SIZE = 2) 
Instance: Mux2 :muxl J (BUFFER_SIZE = 2) 
Instance: Mu)(2 :muxlO (BUFteR_SIZE = 3) 
Instance: Mux2:mux9 (BUFFER_SIZE = 3) 
Instance: Mux2:mux8 (BUFFER_SIZE "" 3) 
Instance: Mux2:mux7 (BUFFER_SIZE"" 3) 
Instance: Mux2:mux6 (BUFFER_SIZE = 3) 
Instance: Mux2:rnux5 (SUFteR_SIZE = 4) 
Instance: Mux2:mux4 (BUFFE~SIZE = 4) 
Instance : Mux2:mux3 (BUFFE~SIZE = 4) 
Instance: Mux2:mux2 (BUFFER_SIZE ::: 5) 
Instance: Mux2:muxl (BUFFER_SIZE::: 3) 
Instance: Mux2:muxO (BUFFER_SIZE::: 3) 
Instance: Mux I :mux63 (BUFFER_SIZE::: 6) 
Instance: Mux I :mux62 (BUFFER_SIZE::: 6) 
Instance: Mux I :mux61 (BUFFER_SIZE::: 6) 
Instance: MUll I :mux60 (BUFFER_SIZE::: 5) 
Instance: Mux 1 :mux59 (BUFFER_SIZE::: 6) 
Instance: Mux I :mux58 (BUFFER_SIZE::: 6) 
Instance: Mux 1 :mux57 (BUFFER_SIZE::: 6) 
Instance: Muxl :mux56 (BUFFER_SIZE::: 6) 
Instance: Muxl :mux55 (BUFFER_SIZE::: 6) 
Instance: Muxl :mux54 (BUFFER_SIZE"" 6) 
Instance: Mux I :mux53 (BUFFER_SIZE::: 6) 
Instance: Mux 1 :mux52 (BUFFER_SIZE::: 6) 
Instance: Mux 1 :mux51 (BUFFER_SIZE::: 5) 
Instance: Muxl :mux50 (BUFFER_SIZE::: 6) 
Instance: Muxl :mux49 (BUFFER_SIZE = 5) 
Instance: Mux J :mux48 (BUFFER_SIZE = 6) 
Instance: Mux l :mux47 (BUFFER_SIZE = 6) 
Instance: Mux I :mux46 (BUFFER_SIZE = 6) 
Instance: Mux l :mux45 (BUFFER_SIZE = 6) 
Instance: Mux I :mux44 (BUFFER_SIZE = 5) 
Instance: Mux I :mux43 (BUFFER_SIZE = 6) 
Instance: Mux l:mw(42 (BUFFER_SIZE = 6) 
Instance: Muxl:mux41 (BUFFER_SIZE = 6) 
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Instancc: Mux I :mux40 (BUFFER_SIZE"" 6) 
Imtance: Mux 1 :mux39 (BUFFER_SIZE = 6) 
Instance: Mux 1 :mux3H (BUFFER_SIZE"" 6) 
Instance: Muxl:mux37 (BUFFER_SIZE"" 6) 
Instance: Mux 1 :mux36 (BUFFER_S IZE = 6) 
Imtance: Mux 1 :mux35 (BUFFER_SIZE", 6) 
Instance: Mux1 :mux34 (BUFFER_SIZE -: 6) 
Instance: Mux 1 :mux33 (BUFFER_SIZE = 6) 
Instance: Mux 1 :mux32 (BUFFER_SIZE = 6) 
Instance: Mux 1 :mux30 (BL'FFER_SIZE = 2) 
Instance: Mux1 :mux29 (BUFFER_SIZE = 2) 
Instance: Mux 1 :mux28 (BUFFER_SIZE = 2) 
Instance: Mux 1 :mux27 (BUFFER_SIZE = 2) 
Instance: Mux1 :mux26 (BUFFER_SIZE = 3) 
Instance: Mux! :mux25 (BUFFER_SIZE = 2) 
Instance: Mux 1 :mux24 (BUFFER_SIZE = 2) 
Instance: Mux! :mux23 (BUFFER_SIZE '" 2) 
Instance: Mux1 :mux22 (BUFFER_SIZE = 2) 
Instance: Mux ! :mux2l (BUFFER_SIZE = 2) 
Instance: Muxl :mux20 (BUFFER-SIZE = 2) 
Instance: Muxl:mux 19 (BUFFER_SIZE", 2) 
Instance: Muxl :mux18 (BUFFER_SIZE = 2) 
Instance: Mux l:muxl7 (BUFFER_SIZE = 2) 
Instance: Mux 1 :mux 16 (BUFFER_SIZE = 2) 
Instance: Muxl :mux15 (BFFFER_SIZE "" 2) 
Instance: MllX 1 :mux14 (Bl~FFER_SIZE = 2) 
Instance: Muxl :mux 13 (BUFFER_SIZE = 2) 
Instance: Mux ] :muxl2 (BUFFER_S IZE = 2) 
Instance : Muxl :muxll (BUFFER_SIZE = 2) 
Instance: Muxl :muxlO (BUFFER_SIZE = 2) 
Instance: Muxl :mux9 (BUFfER_SIZE = 2) 
Instance: Muxl :mux8 (Bl'FFER_SIZE = 2) 
Instance: Muxl :mux7 (Bl."FFER_SIZE = 2) 
Instance: Muxl :mux6 (BUFFER_SIZE = 2) 
Instance: Muxl:mux5 (BUFFER_SIZE "" 3) 
Instance: Muxl:mux4 (BUFFER_SIZE = 3) 
Instance: Muxl:mux3 (BUFFER SIZE ",,3) 
Instance: Muxl:mux2 (BUFFER=SIZE= 3) 
Instance: Muxl:muxl (BUFFER_SIZE = 3) 
Instance: Mux 1 :muxO (BUFFER-SIZE = 2) 
Instance: FPSReg5:rcg3 (BUFFER_SIZE = 2) 
Instance: FPSReg5:reg2 (BUFFER_SIZE '" 2) 
Instance: FPSReg5:reg ] (BUFFER_SIZE = 2) 
Instance: or5 (BUFFER_SIZE = 6) 
Writing specification cell stdor2#ol, compiler gtgatc 
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Instance: or4 (BUFFER_SIZE = 6) 
Instance: or3 (BUFFER_SIZE = 6) 
Instance: or2 (BUFFER_SIZE = 6) 
Instance: orl (BUFFER_SIZE = 6) 
lnslam.:e: Counter:incO:incdccl (BUFFER_SlZE_COUT:::; 6) 
Writing specification cell gladd#o2, compiler gladd 
Creating new modules for composite cell: complcx_mpJier 
Instance : or7 (BUFFER_SIZE = 3) 
Writing specifil:ation cell stdor3#ol, compiler gtgate 
Instance: or6 (BUFFER_SIZE = 3) 
Instance: or9 (BUrrER_SIZE = 3) 
Instance: orlO (BUFFER_SIZE = 3) 
instance: or8 (BUFFER_SIZE = 3) 
instance: oe2 (BUFFER_SIZE:::; 2) 
Writing specification cell stdor4#o I. compiler gtgatt:: 
Instance: or1 (BUFFER_SIZE = 2) 
Instance: or4 (BUFFER_SIZE:::; 2) 
Instance: or5 (BUFFER_SIZE = 2) 
Instance : or3 (BUFFER_SIZE = 2) 
Creating new modules for composite cell: fpadder 
Instance: and] (BUFl-eR_SIZE = 2) 
Writing specification celJ stdand3#ol, compiler gtgate 
Instance: shifter:bs_ffiux491 (BUFFER_SIZE = 2) 
Instance: shifter:hs_mux481 (BUFFER_SIZE == 2) 
Instance: shifter:hs_ffiux471 (BUFFER_SIZE = 2) 
Instance: shiftcr:bs_mux461 (BUI'FER_SIZE == 2) 
Instance: shifter:bs_mux451 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux441 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux431 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux421 (BUFFER_S IZE = 2) 
Instance: shifter:bs_mux401 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux391 (BUFFER_SIZE = 2) 
Instance: shiftcr:bs ffiux38 I (BUFFER_SIZE = 2) 
Instance: shifter:bs=ffiux371 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux351 (BUfFER_SIZE = 2) 
Instance: shifter:bs_ffiux34I (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux321 (BUl-rER_SIZE = 2) 
Instance: shifter:bs_mux311 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux23I (BUfFER_SIZE = 2) 
lns!ance: shifter:bs_mull490 (BUFFER_SIZE", 2) 
Instance: shifter:bs_ffiux480 (RUFFER_SIZE = 2) 
lnstance: shifter:bs_ffiull470 (BUFFER_SIZE = 2) 
Instance: shiftcr:bs_ffiux460 (RUFFER_SIZE = 2) 
Instance : shifter:bs_ffiux450 (BUFFER_SIZE = 2) 
Instance: shifter:bS_ffiux440 (BUFFER_SlZE '" 2) 
195 
Instance: sltifte r:bs_illux430 (BUFFER_SIZE "" 2) 
Instance: shifter:bs_mux420 (BUFFER_SIZE"" 2) 
Instance: shifter:bs_illux41O (BUFFI::::R_SIZE == 2) 
Instance : sltifter:bs_mux400 (BUFFER_SIZE == 2) 
Instance: shifter:bs_mux390 (BUFFER_SIZE == 2) 
Instance: shifter:bs_illux380 (BUFFER_SIZE 0: 2) 
Instance: shifter:bs_mux370 (BUFFER_SIZE == 2) 
Instance: shifter:bs_mux360 (BUFFER_SIZE == 2) 
Instance: shifter:bs_illux350 (BUFFER_SIZE == 2) 
Instance: shifter:bs_illux340 (BUFFER_SIZE == 2) 
Instance: shifter:bs_illux330 (BUFFER_SIZE == 2) 
Instance: shifter:bs_mux320 (BUFFER_SIZE == 2) 
Instance: shifter:b~_illux3JO (BUFFER_SIZE == 2) 
Instance: shifter:bs_illllX300 (BCFFER_SIZE '" 2) 
Instance: shifter:bs_mllx290 (BCFFER_SIZE "" 2) 
Instance: shiftcr:bs_illux280 (BUFFER_SIZE"" 2) 
Instance: shjfter:b~_illux270 (BUFFER_SIZE == 2) 
Instance: shifter:bs_illux260 (BCFFER_SIZE == 2) 
Instance: shifler:bs_mux250 (B'CFFER_SlZE "" 2) 
Instance: shifter:bs_illux240 (BUFFER_SIZE == 2) 
Instance: shifter:bs_illux230 (BUFFER_SIZE"" 2) 
Instance: shifter:bs_illux220 (BUFFER_SIZE = 2) 
Instance : shifter:bs_illux210 (BUFFER_SIZE"" 2) 
Instance : shiftcr:bs_mux200 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux190 (BUFFER_SIZE = 2) 
Instance : shifter:bs_illux180 (B UFFER_SIZE == 2) 
Instance: shifter:bs_ mux170 (BUFFER_SIZE ::o 2) 
Instance: shifler:bs_mux160 (BUFFER_SIZE::o 2) 
Instance : shifter:bs_illuxI50 (BUFFER_SIZE == 2) 
Instance: shiftcr:bS_illux 140 (BUFFER_SIZE == 2) 
Instance: shifter:bs_mux130 (BUFFER_SIZE == 2) 
Instance: shifter:bs_mux120 (BUFFER_SIZE == 2) 
Instance: rcg5 :reg36 (BUFFER_SIZE == 5) 
Writing specification celI gtdffN04, compiler gtdff 
Instance: reg5:reg35 (BUFFER_SIZJ:: == 4) 
Writing specification cell gtdff#o5, compiler gtdff 
Instance: reg5 :reg34 (BUFFER_SIZE == 5) 
Instance: reg5:reg33 (BUFFER_SIZE == 5) 
Imtam.:e: reg5:reg32 (BUFFER_SIZE == 5) 
Instancc : rcg5:rcg31 (Bt:FFER_SIZE = 2) 
Instance: reg5:reg30 (BUFFER_SIZE == 4) 
Instance: reg5:reg29 (BUFFER_SIZl::: == 4) 
Instance: reg5:reg28 (BUFFER_SIZE = 4) 
Instance: rcg5:rcg27 (BUFFER_SIZE == 4) 
Instanc..:: r..:gS:reg26 (BUFF1:::J,5IZE == 4) 
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Instance: reg5:reg25 (BUFFER_S IZE = 4) 
Instance: reg5:reg24 (BUFFER_SIZE = 4) 
Instance: reg5:reg23 (BUFFER_SIZE = 4) 
Instance: reg5:reg22 (BUFFER_S IZE = 4) 
instance: reg5:reg21 (BUFFER_SIZE = 4) 
Instance: reg5:reg20 (BU FFER_SIZE = 4) 
Instance: reg5:regJ9 (BUFFER_SIZE = 4) 
lnstance: rcg5:reg18 (BUFFER_SIZE = 4) 
Instance: reg5:regl7 (BUFFER_SIZE = 4) 
Instance: reg5:regJ6 (BU FFER_SlZE = 4) 
Instance: reg5:regJS (BUFFER_SIZE = 4) 
Instance: reg5:reg 14 (BUFFER_SIZE = 4) 
Instance: reg5:reg13 (BUFFER_SIZE = 3) 
Writing specification cell gtdff#06. compiler gtdff 
Instance: reg5:reg12 (BUFFER_SIZE = 3) 
lnstance: reg5:regll (BUFFER_SIZE = 3) 
Instance: reg5:rcglO (BU FFER_SIZE = 4) 
Instance: reg5:reg9 (BUFFER_SIZE == 4) 
Instance: reg5:reg8 (BUFFER_SIZE", 4) 
Instance: regS:reg7 (BUFFER_SIZE = 4) 
Instance: reg5:reg6 (BUFFER_SIZE = 4) 
Instance: reg5:reg5 (BUFFER_SIZE", 5) 
Instance: regS:reg4 (BUFFER_SIZE = 4) 
Instance: regS:reg3 (BUFFER_SIZE = 5) 
Instance: reg5:reg2 (BUFFER_SIZE = 5) 
Instance: regS:rcgl (BUFFER_SIZE = 4) 
Instance: reg5:regO (BUFFER_SIZE = 4) 
Instance: rcg4:reg42 (BUFFER_SIZE = 2) 
Instance: rcg4:rcg40 (BUFFER_SIZE = 2) 
Instance: reg4:reg26 (BUFFER_SIZE::: 2) 
Instance: reg4:reg9 (BUFFER_SIZE = 2) 
Instance: reg4:regO (BUFFER_SIZE", 2) 
Instance: reg3:reg87 (BU FFER_SIZE = 2) 
Instance: reg3:reg81 (BUFFER_SIZE = 2) 
Instance: reg3:reg80 (BUFFER_SIZE = 2) 
Instance: reg3:reg79 (BUFFER_SIZE = 2) 
Instance: reg3:reg77 (BUFFER_SIZE = 2) 
Instance: reg3: reg76 (BUFFER_SIZE:: 2) 
Instance: rcg3:reg75 (BUFFER_SIZE = 2) 
Instance: reg3:rcg74 (BUFFER_SIZE = 2) 
Instance: reg3:rcg73 (BUFFER_SIZE = 2) 
Instance: reg3:reg72 (BUFFER_SIZE = 2) 
Instance: reg3:reg70 (BUFFER_SIZE = 2) 
Instance: reg3:reg67 (BUFFER_SIZE," 2) 
Instance: reg3:reg66 (BUFFER_SIZE = 2) 
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Instance: reg3:reg65 
Instance: reg3 :reg64 
Instance: reg3:reg63 
Instance: reg3:reg62 
Instance: reg3:reg6 1 




Instance: reg3 :reg56 
Instance: reg3:reg54 
Instance: reg3:reg53 




Instance: reg3 :reg47 
Instance : reg3:reg45 












Instance : rcg2i: reg40 






Instance: reg2i: reg33 
Instance: reg2i:reg32 
Instance: reg2i:reg31 
Instance: reg2i: reg30 
Instance: reg2i:rcg29 
Instance: reg2i:reg28 
Instance: reg2i :reg27 
Instance: reg2i:reg26 
(BUFFER_SIZE", 2) 
(BUFFER_SIZE ", 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE", 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(B UFFER-SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFreR_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
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Instance: reg2i:reg2S (BUFFER_SIZE", 2) 
Instance: reg2 i:reg24 (BUFFER_StZE == 2) 
Instance: reg2i:reg23 (BUFFER_SIZE = 2) 
Instance: reg2i:reg22 (BUFFER_SIZE = 2) 
Instance: rcg2i:reg21 (BUFFER_SIZE = 2) 
Instance: reg2i:reg20 (BUFFER_SIZE = 2) 
Instance: reg2i:reg19 (BUFFER_SIZE = 2) 
lnstance: reg2i:regJS (BUFFER_S IZE", 2) 
Instance: reg2i:reg17 (BUFFER_SIZE = 2) 
lnslance: reg2i:regJ6 (BUFFER_SIZE:: 2) 
Instance: rcg2i:reg5 (BUFFER_SIZE = 9) 
Writing specification cell gtdff#o7, compiler gtdff 
Instance: reg2i:reg4 (BUFFER_SIZE = 9) 
In,~tance: reg2i:reg3 (BUFFER_SIZE = 9) 
Instance: reg2i:reg2 (BUFFER_SlZE = 9) 
Instance : reg2i:regl (BUFFER_S IZE = 9) 
Instance: reg2i:regO (BUFFER_SIZE = 9) 
Instance: reg2:reg64 (BUFFER_SIZE = 2) 
Instance : reg2:reg62 (BUFFER_SIZE = 2) 
Instance: rcg2:reg59 (BUFFER_SIZE", 2) 
Instance: reg2:reg57 (BUFFER_SIZE", 2) 
Instance: reg2:reg51 (BUFFER_SIZE", 2) 
Instance: reg2:reg46 (BUFFER_SIZE '" 2) 
Instance: reg2:regJ5 (BUFFER_SIZE", 2) 
Instance: reg2:reg14 (BUFFER_SIZE", 2) 
Instance: reg2:reg 13 (BUFFER_SIZE = 2) 
Instance: reg2:regl2 (BUFFER_SIZE = 2) 
Instance : reg2: regJJ (BUFFER_SIZE::; 2) 
Instance: reg2:regJO (BUFFER_SIZE", 2) 
Instance: reg2:reg9 (BUFFER_SIZE", 2) 
Instance: reg2:reg8 (BUFFER_SIZE::; 2) 
Instance: reg2:reg7 (BUFFER_S IZE = 2) 
Instance: reg2:reg6 (BUFFER_SIZE = 2) 
Instance: reg2:reg5 (BUFFER_S IZE = 2) 
Instance: reg2:reg4 (BU FFER_SIZE = 2) 
Instance: reg2:reg3 (BUFFER_SIZE = 2) 
Instance: reg2:reg2 (BUFFER_SIZE = 2) 
Instance: reg2:regJ (BUFFER_SIZE", 2) 
Instance: reg2:regO (BUFFER_SIZE = 2) 
Instance: regl:rcg71 (BUFFER_SIZE:: 2) 
Instance: regl:reg70 (BUFFER_SIZE = 2) 
Instance: regl :reg59 (BUFFER_SIZE = 2) 
Instance: regl :reg58 (BUFFER_SIZE = 2) 
Instance: reg\:reg57 (BUFFER_S IZE", 2) 
Instance: regl:reg56 (BUFFE~SIZE = 2) 
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instance: reg! :reg55 (BUFFER_SIZE = 2) 
Instance: reg! :reg50 (BUFFER_SIZE = 2) 
Instance: reg! :reg48 (BUFFER_SIZE = 2) 
Instance; reg l :reg47 (BUFFER_SIZE = 2) 
Instance: regI :reg42 (BUFFER_SIZE = 2) 
Instance; regl:reg4! (BUFFER_SIZE = 2) 
Instance: reg! :reg39 (BUFFER_SIZE = 2) 
Instance: reg! :reg38 (BUFFER_SIZE = 2) 
Instance: rcg! :reg37 (BUFFER_SIZE = 2) 
Instance: rcg\:reg36 (BUFFER_SIZE = 2) 
Instance: reg! :reg35 (BUFFER_SIZE = 2) 
Instance: reg ! :reg34 (BUFFER_SIZE = 2) 
Instance: reg ! :reg32 (BUFFER_SIZE = 2) 
Instance: reg ! :reg3! (BUFFER_SIZE = 2) 
Instance: reg l :reg30 (BUFFER_SIZE = 2) 
Instance: reg! :reg22 (BUFFER_SIZE = 2) 
Instance: reg ! :reg20 (BUFFER_SIZE = 2) 
Instance: regl :reg17 (BUFFER_SIZE = 2) 
Instance: regt:reg!5 (BUFFER SIZE = 2) 
Instance: rcg! :regl4 (BUFFER=SIZE = 2) 
Instance: reg! :reg !3 (BUFFER_SIZE = 2) 
Instance: reg! :regiO (BUFFER_SIZE = 2) 
Instance: reg! :reg6 (BUFFER_SIZE = 2) 
Instance: reg! :reg5 (BUFFER_SIZE = 2) 
Instance: reg! :reg4 (BUFFER_SIZE = 2) 
Instance: n::g! :reg2 (BUFFER_SIZE = 2) 
Instancc: reg!:regl (BUFFER_SIZE =2) 
Instance: reg! :regO (BUFFER_SIZE = 2) 
Instance: or!! (BUFFER_SIZE = 2) 
Writing speci fication cell stdor2#o2, compiler gtgate 
Instance: ovcrshift:p3_lzin_37_#bar (BUFFER_SIZE = 2) 
Instance: overshiftp3_Izin_27_#bar (BUFFER_SIZE = 2) 
Instance: M_Comparator:invbga (BUFFER_S IZE = 4) 
Writing speci fication cell gtgate#o8, compiler gtgatc 
Instance: Incrementerl :tc_inv (BUFFER_SIZE = 4) 
Instancc: Incrementer3:tcinv (BUFFER_SIZE = 4) 
Instance: Incrementer2 :tc_inv (BUFFER_SIZE = 4) 
Instance: and! (BUFFER_SIZE = 6) 
Instance: man_ouUnv:p4_bsignii52 (BUFFER_SIZE = 3) 
Writing specification cell stdinv#o2, compiler gtgate 
Instance: man_ouUnv:p4_lzsignii42 (BUFFER_SIZE = 3) 
Instance: man_ouUnv:p4_Izsignii33 (BUFFER_SIZE = 2) 
Instance: Incremcnterl:incdec25 (BUFFER_SIZE_COUT = 4) 
Writing specification cell gtadd#o3, compiler gtadd 
Instance: man_invB:p7_IzsigniiSO (BUFFER_SIZE = 3) 
200 
Instance: man_invB:p7 _lzsignii40 (BUFFER_SIZE == 3) 
Instance: man_invB:p7_Izsignii31 (BUFFER_SIZE = 2) 
Instance: man_invA:p7_lz.signiiSO (BUFFER_SIZE = 3) 
Instance: man_invA:p7_lzsignii40 (BUFFER_SIZE == 3) 
Instance: man_invA:p7_Izsignii31 (BUFFER_SIZE = 2) 
Instance: man_uuUnv:p4_lzout_2_ (BUFFER_SIZE = 2) 
Writing specification cell stdxnor2#ol, compiler glgate 
Instance: man_ouUnv:p4_Izollt_l_ (BUFFER_SIZE = 2) 
Instance : man_ouUnv:p4_Izout_O_ (BUFFER_SIZE = 2) 
Instance: Roundcr:MUX:mux22 (BUFFER_SIZE = 2) 
Writing specification cell gtmux#o7, compiler gtmux 
Instance: Rounder:MUX:mux5 (BUFFER_SIZE = 2) 
Instance : Rounder:MUX:lllUx4 (BUFFER_SIZE = 2) 
Instance : Roundcr:MUX:muxl (BUFFER_SIZE = 2) 
Jnstance: Rounder: MUX:muxO (BUFFER_SIZE = 2) 
Instance : overshift:p3_lzouc 49_ (BUFFER_SIZE = 2) 
Wribng specification cell stdnor2#o l, compiler gtgate 
Instance : overshift:p3_lzout_31_ (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux472 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux412 (BUFFER_SIZE <= 2) 
Instance: shifter:bs_mux352 (BUFFER_SIZE = 2) 
Instance : shifter:bs_mux272 (BUFFER_SIZE:: 2) 
Instance: shifter:bs_mux252 (BUFFER_SIZE = 2) 
Instance: Exp_mux2:mux7 (BUrrER_SIZE:: 2) 
Instance: Exp_mux2:mux4 (BUFFER_SIZE:: 2) 
Instance : Exp_mux2:mux3 (BUFFER_SIZE:: 2) 
Instance: Exp_mux2:muxl (BUFfER_SIZE = 2) 
Instance: Exp_mux2:muxO (BUFFER_SIZE = 2) 
Instance: cJeanup:p9_IlinCoul (BUFFER_SIZE = 2) 
Writing specification cell stdand4#ol, compiler gtgate 
Instance : orIS (BUFFER_SIZE = 6) 
Writing specification cdl stdor3#o2, compiler gtgatc 
Instance: or8 (BUFFER_SIZE = 2) 
Instance: Man_mm(1 :mux24 (BUFFER_SIZE == 2) 
Instance: Man_muxl:mux22 (RUFFER_S IZE:: 2) 
Instance: Man_illuxl:mux20 (BUFFER_SIZE = 2) 
Instance: Man_mUl(\ :muxI9 (BUFFER_SIZE == 2) 
Instance: Man_mux I :muxl7 (BUFFER_SIZE = 2) 
Instance : Man_illuxl :mux15 (BUFFER_SIZE = 2) 
Instance: Man_lllux l :muxl3 (BUFFER_SIZE = 2) 
Instance : Man_muxl :mux12 (BUFFER_SIZE = 2) 
Instance: Mall_muxl :mux8 (BUFFER_SIZE = 2) 
Instance: man_ouUnv :p4_uouc25_ (BUFFER_SIZE = 3) 
Writing specification cell stdxnor2#o2, compiler gtgate 
Instance: cJeanup:p9_1c#p9#W#3#bar (BUFFER_SIZE = 2) 
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Instance: c1eanup:p9_lc#p9#W#2#bar (BCFFER_SIZE = 2) 
Instancc: c1canup:p9_Ic#p9#W#1 (BUFFER_SIZE = 2) 
Instance: c1eanup:p9_1c#p9#W#O#bar (BUFFER_SIZE = 2) 
Instance : Value_TesCB:p5_Lmate_O_ (BUFFER_SIZE = 2) 
Instancc: Value_ TesCB:p6_Tc#p6#W#l (BUFFER_SIZE = 2) 
Instance: Value_Test_B:p6_lc#p6#T#32 (BUFFER_SIZE = 2) 
Writing specification (;ell stdnor4#ol, compiler gtgate 
Instance : Value_Test_A:p5_lzstate_O_ (BUFFER_SIZE = 2) 
Instance: Value_Test_A:ptUc#p6#W#l (BUFFER_SIZE = 2) 
Instance: Value_Test_A:p6_lc#p6#T#32 (BUFFER_SIZE = 2) 
Instance: Rounder:lncrementer: incdec24 (BUFFER_SIZE_SUM = 5) 
Writing specification cell gtadd#04, compiler gtadd 
Instan(;e: Roundcr:pl _Izaddlsb (BUFFER_SIZE = 2) 
Writing specification (;e ll stdnor3#ol, compiler gtgate 
Instance: M_Comparator:ygate5 (BUFFER_SIZE = 2) 
Writing specification cell gtgate#o9, compiler gtgate 
Instance: M_Comparator:xgate5 (BllFFER_SIZE = 2) 
Instance: Incrementer2 :incdecO (BUFFER_SIZE_COUT = 2) 
Writing specification cell gtadd#o5, wmpiler gtadd 
Instance: sO_IzExp_muxl_SO (BUFFER_SIZE = 7) 
Writing specification cell stdinv#o3, compiler gtgate 
Instance: Bitshift l :p8_Izin_25_ii98 (BUFFER_SIZE = 3) 
Instance: Bitshift I :p8_Izin_25_ii89 (BUFFER_SIZE = 2) 
Instance : Bitshift l:p8_Izin_25_ii80 (BUFFER_SIZE = 2) 
Instance: M_Comparator:invagb (BUFFER_SIZE = 2) 
Writing specification ccll gtgatc#olO, compiler gtgate 
Creating new modules for composite cell: fpaddcr-J;roup 
Instance: Addcrl :fadder#7 (BUFFER_SIZE = 4) 
Writing specification cell dpfadder_hit#o26, compiler dpfadder_bit 
Ins tance: exp_coillpl:compI7 (BUFFER_SIZE = 4) 
Writ ing specification cell dpwmpl#o2, compiler dpcompl 
Creating new modules for composite cell: fpmplier 
Instance: and2 (BUFFER_SIZE = 2) 
Writing specification cell stdand2#o2, compiler gtgate 
Ins tance: shiftsel:pll_Izsft_dirii28 (BUFFER_SIZE '" 3) 
Instance: shiftscl:pll_Ic#pll#W#7 (BUFFER_SIZE = 2) 
Instance: shiftsel :pll_Ic#pll#W#3 (BUFFER_SIZE = 2) 
Instance: shiftsel :pll _Tc#pll#W#17#bar (BUFFER_SIZE = 2) 
Instance: shiftsel:pll_Ic#pll#W#I6#bar (BUFFER_SIZE = 3) 
Instance: shiftsel:pllJc#pll#W#O (BUFFER_SIZE = 3) 
Writing specification cell stdnor3#o2, compiler gtgate 
Instance : shifter:bs_illuxI5 1 (BUFFER_SIZE = 2) 
Instance: shifter:bs_muxI41 (BUFFER_SIZE ", 2) 
Instance: shifter:bs_illuxI31 (BUFFER_SIZE = 2) 
Instance: shiftcr:bs_mux 12 I (BUFFER_SIZE = 2) 
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Instance: shlfler:bs~muxlll (BUFFER_SIZE = 2) 
Instance: shiftcr:bs_mux101 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux91 (RUFFER_SIZE = 2) 
Instance: shifter:bs_mux81 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux7 1 (BUFFER_SIZE = 2) 
Instance: shiftcr:bs_ffiux61 (BUFFER_SIZE = 2) 
Instance: shifter:hs_mux51 (BUFFER_SIZE = 2) 
Instance: shiftcr:bs_rnux41 (BUFFER_SIZE = 2) 
Instance: shiftcr: bs_mu:d I (BUFFER_SIZE = 2) 
instance: shlfter:bs_mux21 (BUFFER_S IZE = 2) 
Instance: shifter:bs_muxl1 (BUFFER_SIZE = 2) 
lnstance : shifter:bs_mux360 (BUFFER_SIZE = 2) 
Instance: shifter:hs_mux350 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux340 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux330 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux320 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux310 (BUFFER_S IZE = 2) 
instance: shifter:bs_ffiux300 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux290 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux280 (BUFFER_SIZE = 2) 
Instance: sltifter:bs_ffiux270 (BUrrER_SUE = 2) 
Instance: shifter:bs_ffiux260 (BUFI".'£R_SiZE;= 2) 
Instance: shifter:bs_mux250 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux240 (BUFFER_S IZE = 2) 
Instance: shiftcr:bs_ffiux230 (BUFFER_SiZE = 2) 
Instance: shiftcr:bs_mux220 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux2JO (BUFFER_SIZE = 2) 
Instance: Shifter:bs_ffiux200 (BUFFER_SIZE = 2) 
Instance: sltifter:bs_ffiuX 190 (BUFFER_SiZE = 2) 
Instance: sltiftcr:bs_ffiuX 180 (BUFFER_SiZE = 2) 
Instance: shiftcr:bs_mux 170 (BUFFER_SIZE = 2) 
Instance: shifter:bs_muxl60 (BUFFER_S IZE = 2) 
instance: sh ifter:bs_mux 150 (BUFFER_SIZE = 2) 
Instance: sh ifter:bs_mux 140 (BUFFER_SIZE = 2) 
Instance: shifter:hs_muxJ30 (BUFFER_SIZE = 2) 
Instance: sbifter:bs_mux 120 (BUFFER_SIZE = 2) 
Instance: shifter:bs_mux lID (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiuxIOO (BUFFER_SIZE = 2) 
Instance : sbiftcr:bs_ffiux90 (BUFFER_SiZE = 2) 
Instance: shifter:bs_mux80 (RUFFER_SIZE = 2) 
Instance: sbiftcr:bs_IDux70 (BUFFER_SIZE = 2) 
Instance: shifter:bs_ffiux60 (BUFFER_S IZE = 2) 
Instance: shiftcr:bs_IDux50 (BUFFER_SIZE = 2) 
Instance: sllifter:bs_IDux40 (BUFFER_SUE = 2) 
Instance: shiftcr:bs_IDux30 (BUFFE~SIZE = 2) 
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Instance: shifter:bs_mux20 (BUFFER_SIZE = 2) 
Instance: shifter:bs_muxlO (BUFFER_SIZE = 2) 
Instance: shifter:bs_muxOO (BUFFER_SIZE = 2) 
Instance: eneoder:pIO_IzoUl_4_ (BUFFER_SIZE = 2) 
Instance: encoder:plO_IzoUl_3_ (BUFFER_SIZE = 2) 
Instance: encoder:plO_IzoUl_2_ (BUFFER_SIZE = 2) 
Instance : encoder:plO_IzoUl_I_ (BUFFER_SIZE = 2) 
Instance: encoder:plO_IzouCO_ (BUFFER_SIZE = 2) 
Writing specification cell stdao211#ol, compiler gtgate 
Instance: reg5:reg36 (BUFFER_SIZE = 2) 
Instance: reg5 :reg35 (BUFFER_SIZE = 2) 
Instance: reg5 :reg34 (BUFFER_SIZE = 4) 
Instance: reg5:reg33 (BUFFER_SIZE = 2) 
Instance: regS :reg32 (BUFFE~SIZE = 3) 
Instance: reg5 :reg31 (BUFFER_SIZE = 4) 
Instance: reg5:reg30 (BUFFER_SIZE = 4) 
Instance: reg5:reg29 (BUFFER_SIZE = 4) 
Instance: reg5 :reg28 (BUFFER_SIZE = 4) 
Instance: reg5:reg27 (BUFFER_SIZE = 4) 
Instance: reg5:reg26 (BUFFER_SIZE = 4) 
Instance: reg5:reg25 (BUFFER_SIZE = 4) 
Instance: reg5:reg24 (BUFFER_SIZE = 4) 
Instance: reg5:reg23 (BUFFER_SIZE = 5) 
Instance: reg:'i:reg22 (BUFFER_SIZE = 4) 
Instance: reg5:reg21 (BUFFER_SIZE = 4) 
Instance: reg5:reg20 (BUFFER_SIZE = 4) 
Instance: reg5:reg I 9 (BUFFER_SIZE = 4) 
Instance: reg5 :regl8 (BUFFER_SIZE = 3) 
Instance: reg5: regl7 (BUFFE~SIZE = 4) 
In stance: reg5:reg\6 (BUFFER_SIZE = 4) 
Instance: reg:'i :reg\S (BUFFER_SIZE = 4) 
Instance: reg5 :regl4 (BUFFER_SIZE = 4) 
Instance: reg5 :regl3 (BUFFER_SIZE = 4) 
Instance: reg5:regl2 (BUFFER_SIZE = 4) 
Instance: reg5:regll (BUFFER_SIZE = 4) 
Instance: reg5:reglO (BUFFER_SIZE =4) 
Instance: reg5:reg9 (BUFFER_SIZE = 4) 
Instance: reg5:reg8 (BUFFER_SIZE = 4) 
Instance: rcg5:reg7 (BUFFER_SIZE = 4) 
Instance: reg5:reg6 (BUFFE~SIZE = 4) 
Instance: reg5:reg5 (BUFFER_SIZE = 4) 
Instance: reg5:reg4 (BUFFER_SIZE = 4) 
Instance: regS:reg3 (BUFFER_SIZE = 4) 
Instance: regS:reg2 (BU"rcR_SIZE = 4) 



































Instance: reg4i: reg29 
Instance: reg4i:reg28 
Instance: reg4i: reg27 
Instance: reg4i:reg26 
Instance: reg4i :reg25 
Instance: reg4i:reg24 
Instance: reg4i: reg23 




Instance: rcg4i:rcg l8 
(BUFFER_SIZE = 4) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 3) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE:: 2) 




(BUFFER_SIZE :: 3) 
(BUFFER_SIZE:: 3) 
(BUFFER_SIZE:: 3) 




(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE:: 3) 
(BUFFER_SIZE :: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 3) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE :: 2) 
(BUFFER_SIZE:: 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_S IZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE :: 2) 
(BUFr"ER_SlZE:: 2) 
(BUFFER_SIZE :: 2) 
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Instance: reg4i:reg17 
Instance : rcg4i:regl6 
Instance: rcg4i:regl5 



































Instance: rcg3:rcg 14 
Instance: reg3:reg 13 





(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 9) 
(BUFFER_SIZE = 9) 
(BUFFER_SIZE = 9) 
(BUFFER_SIZE = 9) 
(BUFFER_SIZE = 9) 
(BUFFER_SIZE =2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BU FFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE :: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BU FFER_SIZE = 3) 
(BUFFER_SIZE = 2) 
(BUFFER-SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER-SIZE = 2) 
(B UJ-<rER-SIZE :: 2) 
(BUFFER_SIZE = 2) 
(BU FFER_SIZE = 3) 
(BUFFER_SIZE = 3) 
(BUFFER_SiZE = 3) 
(BUFFER_SIZE = 2) 
(BUFFER-SIZE = 2) 
(BUFFER_SIZE = 3) 
(BUFFER_SIZE = 3) 
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Instance: reg3:reg7 (BUFFER_SIZE"" 2) 
Instance: reg3:reg6 (BUFFER_SIZE = 3) 
Instance: reg3:reg5 (BUFFER_SIZE = 3) 
Instance: reg3:reg4 (BUFFER_SIZE = 3) 
Instance: reg3:reg3 (BUFFER_SIZE = 3) 
Instance: reg3:reg2 (BUFFER_SIZE = 3) 
Instance: reg2:reg8 (BUFFER_SIZE = 2) 
Instance: reg2:regS (BUFFER_SIZE = 2) 
Instance: reg2:reg4 (BUFFER_SIZE = 2) 
Instance: rcg2:rcg3 (BUFFER_SIZE = 2) 
Instance: rcg2:reg2 (BUFFER_SIZE = 2) 
Instance: regl:reg65 (BUFFER_SIZE = 6) 
Writing specification cdl gldff#o8, compiler gldff 
Instance: reg] :reg64 (BUFFER_SIZE = 5) 
Instance: regl :reg63 (BUFFER_SIZE = 5) 
Instance: reg I :reg62 (BUFFER_SIZE = 5) 
Instance: regl:reg6J (BUFFER_S IZE = 5) 
Instance: regl:reg60 (BUFFER_SIZE = 5) 
Instance: regl :reg59 (BUFFER_S IZE = 6) 
Instance: regl:reg58 (BUFFER_S IZE:: 5) 
Instance: reg [:reg57 (BUFFER_SiZE :: 6) 
Instance: reg) :reg56 (BUFFER_SIZE:: 6) 
Instance: regl:reg55 (BUFFER_SIZE:: 5) 
Instance: reg[ :reg54 (BUFFER_SIZE:: 6) 
Instance: reg[:reg53 (BUFFER_S IZE:: 6) 
Instance: reg I :reg52 (BUFFER_SIZE:: 6) 
Instance: reg):reg51 (BUFFER_SIZE = 6) 
Instance: reg l :reg50 (BUFFER_SIZE = 6) 
Instance: reg):reg49 (BUFFE~SI ZE =6) 
Instance: regl :reg48 (BUFFER_SIZE = 6) 
Instance: reg) :reg47 (BUFFER_SIZE:: 6) 
Instance: regl :reg46 (BUFFER_SIZE = 6) 
Instance: regl:reg45 (BUFFER_SIZE = 6) 
Instance: reg[ :reg44 (BUFFER_SIZE", 6) 
Instance: regl :reg43 (BUFFER_SIZE:: 6) 
Instance: reg 1 :reg42 (BUFFER_S IZE:: 6) 
Instance: reg I :reg41 (BUFFER_SIZE = 6) 
Instance: regl:reg40 (BUFFER_SIZE = 2) 
Instance: regJ:reg39 (BUl-rER_SIZE,.. 3) 
Instance: reg) :reg38 (BUFFER_SIZE = 2) 
Instance: reg) :reg37 (BUFFER_SIZE = 2) 
Instance: reg\:reg36 (BUFFER_SIZE:: 2) 
Instance: reg [:reg35 (BUFFER_SIZE:: 3) 
Instance: regJ :reg34 (BUFFER_SIZE = 2) 
Instance: regJ:reg33 (BU FFER_SIZE", 2) 
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Instance: reg! :rcg32 (BUFFER_SIZE = 2) 
Instance: reg! :reg3! (BUFFER_SIZE = 2) 
Instance: reg!:reg30 (BUFFER_SIZE = 2) 
Instance: reg !:reg29 (BUFFER_SIZE = 2) 
Instance: rcg!:reg28 (BUFFER_SIZE = 2) 
Instance: reg!:reg27 (BUFFER_SIZE = 2) 
Instance: reg! :reg26 (BUFFER_SIZE = 2) 
Instance: reg! :reg2S (BUFFER_SIZE = 2) 
Instance: reg I :reg24 (BUFFER_SIZE = 2) 
Instance: reg! :reg23 (BUFFER_SIZE = 2) 
Instance: reg! :reg22 (BUFFER_SIZE = 2) 
Instance: rcg! :reg2! (BUFFER_SIZE = 2) 
Instance: reg) :reg20 (BUFFER_SIZE = 2) 
Instance : reg! :regl9 (BUFFER_SIZE = 2) 
Instance: rcg! :reg!8 (BUFFER_SIZE = 2) 
Instance: reg! :reg!7 (BUFFER_SIZE = 2) 
Instance: reg l :regl6 (BUFFER_SIZE = 2) 
Instance: regl :reg !5 (BUFFER_SIZE = 2) 
Instance: reg! :reg!4 (BUFFER_SIZE = 2) 
Instance: reg) :reg!! (BUFFER_SIZE = 2) 
Instance: reg! :rcg!O (BUFFER_SIZE = 2) 
Instance: reg1 :rcg9 (BUFFER_SIZE = 2) 
Instance: reg! :regR (BUFFER_SIZE = 2) 
Instance: reg) :rcg7 (BUFFER_SIZE", 2) 
Instance: regl :reg6 (BUFFER_SIZE = 2) 
Instance: reg! :reg5 (BUFFER_SIZE = 2) 
Instance: reg! :reg3 (BUFFER_SIZE = 2) 
Instance: reg I :reg2 (BUFFER_SIZE = 2) 
Instance: reg! :regl (BUFFER_SIZE = 2) 
Instance: reg! :regO (BUFFER_SIZE = 2) 
Instance: or2 (BUFFER_SIZE = 2) 
Instance: Adder4:bit4colO (BUFFER_SIZE_COUT = 4) 
(BUFFER_SIZE_SUM = 2) 
Writing specification cell gtadd#o6, compiler gtadd 
Instance: Incrcmenter:tc_inv (BUFFER_SIZE = 4) 
Instance: Incrementer2:tc_inv (BUFFER_SIZE = 4) 
Instance: manse) :p! 2_IzsfCdirii!89#3# (BUFFER_SIZE = 2) 
Instance: manseJ :p!2JzsfcdiriiJ89#2# (BUFFER_SIZE = 3) 
Instance: manseJ:p!2_IzsfCdiriiJ89#1# (BUFFER_SIZE = 3) 
Instance: mansel:p!2_lzsft_dirii 189#0# (BUFFER_SIZE = 3) 
Instance: manseJ :p!2_lzsf!_diriiI89 (BUFFER_SIZE = 3) 
Instance: manse1:pI2_Izmanin_9_#bar (BUFFER_SIZE = 2) 
Instance: manseJ:p!2_Izmanin_32_ #bar (BUFFER_SIZE = 2) 
Instance: mansel:pI2_hmanin_28_ #bar (BUFFER_SIZE = 2) 
Instance: mansel :p!2_Izmanin_25_ #bar (BUFFER_SIZE = 2) 
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Instance: Rounder:MUX:mux22 (BUFFER_SiZE = 2) 
[nstance: Rounder:MUX :mux20 (BUFFER_SIZE = 2) 
Instance: Roundcr:MUX :mux 19 (BUFFER_SIZE = 2) 
Instance: Roundcr:MUX:mux I8 (BUFFER_SIZE = 2) 
Instance: Rounder:MUX:mux 13 (B UFFER_SIZE = 2) 
Instance: Rounder:MUX:mux9 (BUFFER_SIZE = 2) 
Instance: Rounder:MUX:mux5 (BUFFER_SIZE = 2) 
Instance: Rounder:MUX:rnux4 (BUFFER_SIZE = 2) 
Instance: Roundcr:MUX:mux3 (BUFFER_SIZE = 2) 
Instance: Rounder:MUX:mux2 (BUFFER_SIZE = 2) 
Instance: Rounder:MUX:rnuxl (BUFFER_SIZE = 2) 
Instance: Rounder:M UX:muxO (BUFFER_SIZE = 2) 
Instance: shifter:hs_mux3 12 (BUFFER_SIZE = 2) 
Instance: shifter:bS_illux302 (BUFFER_SIZE = 2) 
Instance: ~hifter : bs_mux292 (BUFfER_SIZE = 2) 
Instance: mansd:p12_lllnanouI_31_ (BUfFER_SIZE = 2) 
Writing specification cell stdoai22#o l , compiler glgale 
wSlance: mansel:p12~lzmanout~23_ (BUFFER_SIZE", 2) 
Instance: reg4i:rcg68 (BlJFFER_SIZE = 9) 
Instance: Cornparator:invbga (BUFFER_SIZE"" 2) 
Instance: shiftseJ:pl l~Izexpjjn_S_ (BUFr-:ER_SlZE = 2) 
Writing specification cell sldoai222#ol, compiler gtgate 
Instance: shiftsel:pll _Izexp_fin_3_ (BUFFER_SIZE = 2) 
Instance: shiftseJ:pl l_Izexp_fin_2_ (BUFFER_SIZE = 2) 
Instance: shiftse l:p l l_Izexp_fi n_O_ (BUFFER_SIZE = 2) 
wstance; Valuc_ Test_B:p6_I],exp_6_ (BUFFER_SIZE = 2) 
Writing specification cell stdao21#ol, compiler gtgate 
Instance: Valuc_ Test_B:p6_lzcxp_ 4_ (BUFFER_SIZE = 2) 
Instancc: Valuc_Tcst_B:p6_ Izcxp_ l_ (BUFFER_.SIZE = 2) 
Instance: encodcr:plO_Ic#pIO#W#S8#bar (BUFFER_SIZE = 2) 
wstance: encodcr:plO_Ic#pIO#W#3 1 (BUFFER_SIZE = 2) 
Writing specification cell stdaoi2 J #Q 1, compiler gtgate 
instance: encoder:plO_Ic#pIO#W#19 (BUFFER_SIZE = 2) 
wstance: encoder:plO_Ic#plO#W#O (BUFFER_SIZE = 2) 
wstance: encodcr:plO_Ic#plO#T#83 (BUFFER_SIZE = 2) 
Instance: encoder:plO_lc#plO#T#66i (BUFFER_SIZE = 2) 
Writing specification cell stdnand2#o 1, compiler gtgate 
Instance : encoder:plO_lc#plO#T# 110 (BUFFER_SIZE = 2) 
lmtancc: clcanup:p9_lc#p9#W#3#bar (BUFFER_SIZE = 2) 
Instance: cieanup:p9_Ic#p9#W#2#bar (BUFFER_SIZE == 2) 
Instance: c1canup:p9_Ic#p9#W# 1 (BUFFER_SIZE = 2) 
Instancc: cicanup:p9_Ic#p9#W#O#bar (BUFFER_SIZE = 2) 
wstance: Value_ Test_B:p5_lzstate_O_ (BUFFER_SIZE = 3) 
Writing specirlcation cell stdor4#o2, compiler gtgate 
Instance: Valuc_Tcst_B:r6_lc#p6#W#J (BUFFER_SIZE = 3) 
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Writing specification cell stdnor2#o2, compiier gtgate 
Instance: Valuc_TesCA:p5_Izstate_O_ (BUFFER_SIZE = 3) 
Instance: Value_TesCA:p6_Ic#p6#W#\ (BUFFER_SIZE = 3) 
Instance: Rounder:pl _Ic#pI#W#Ji (BUFFER_SIZE = 2) 
Writing specification cell stdmux2#ol, compiler gtmux 
Instance: Rounder:lncrementer:incdec24 (BUFFER_SIZE_SUM = 6) 
Writing specification cell gtadd#o7, compiier gtadd 
Instance: Rounder:Incrementer:incdec23 (BUFFER_SIZE_SUM = 2) 
Writing specification cell gtadd#o8, compiler gtadd 
Instance: Adder4:bit3colO (BUFFER_SIZE_SUM = 2) 
Writing specification cell gtadd#o9, compiler gtadd 
Instance: Adder4:bit2colO (BUFFER_SIZE_SUM = 2) 
Instance: Adder4:bit lcolO (BUFFER_SIZE_SUM = 2) 
Instance: Adder4 :bitOcolO (BUFFER_SIZE_SUM = 2) 
Creating new modules for composite cell: hsmult2piped3_O#oO 
Instance : dpadder#oO_965 (BUFFER_SIZE = 2) 
Writing specification cell dpadder#ol, compiler dpadder 
Instance: dpadder#oO_957 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_955 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_954 (BUFFER_SIZE ::= 2) 
Instance: dpadder#oO_946 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_945 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_944 (BUFFER_SIZE = 2) 
Instance : dpadder#oO_943 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_935 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_839 (BUFFER_SIZE = 2) 
Instance: dpadder#uO_934 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_933 (BUFFER_SIZE ::= 2) 
Instance: dpdff#oO_819 (BUFFER_SIZE = 2) 
Writing specification cell dpdff#ol, compilerdpdff 
Instance: dpadder#oO_925 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_811 (BUFFER_SIZE = 2) 
IllStanee: dpdff#oO_804 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_924 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_797 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_795 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_794 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_793 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_923 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_774 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_773 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_770 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_764 (BUFFER_SIZE:: 2) 
IllStance: dpdff#oO_756 (BUFFER_SIZE::= 2) 
Instance: dpadder#oO_9 15 (BUFFER_SIZE = 2) 
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Instance: dpadder#oO_ ll02 
lnstance: dpadder#oO_9 14 
Instance: dpadderltoO_907 
Instance: dpadder#oO_906 
Instance: dpadder#oO_1 108 
Instance: dpadderltoO_I053 







Instance: dpadder#oO_92 I 
Instance: dpadder#oO_ 1113 
Instance: dpadder#oO_ 1 107 














Instance: dpadder#oO_ 1118 














(BUFFER_S IZE:= 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE", 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE", 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE __ 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UJ-<TIR_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 






Instance: dpadder#oO_ 1134 








































(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUfFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE", 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
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Instance: dpadder#oO_1141 (BUFFER_SIZE = 2) 
lnstance: dpaddcr#oO_ 112S (BUFFER_SIZE = 2) 
Instance: dpadderNoO_829 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_111 5 (BUFFER_SIZE = 2) 
lnstance: dpadder#oO_1 109 (BUFFER_SIZE = 2) 
Instance: dpaddcr#oCU!03 (BUFFE R_SIZE = 2) 
Instance: dpadder#oO_I096 (BUFFER_S IZE = 2) 
Instance: dpaddcr#oO_ I089 (BUFFER_SIZE = 2) 
lnstance: dpadder#oO_I083 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_\082 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_ 1074 (BUFFER_SIZE", 2) 
Instance: dpadder#oCU073 (BUFFER_SIZE = 2) 
Instance: dpaddcr#oO_ I066 (BUFFER_SIZE = 2) 
Instance: dpaddcr#oO_ 1065 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_ l064 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_ IOS6 (BUFFER_SIZE = 2) 
Instance: dpaddcr#oO_849 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_i055 (BUFFER_SIZE "" 2) 
Instance: dpadder#oO_ I045 (BUFFER_S IZE "" 2) 
Instance: dpadder#oO_1035 (BUFFER_SIZE"" 2) 
Instance: dpadder#oO_846 (BUFFER_SIZE"" 2) 
Instance: dpadder#oO_ J024 (BUJ-<TER_SIZE "" 2) 
Instance: dpadder#oO_ iOI5 (BUFFE R_SIZE"" 2) 
Instance: dpadder#oO_IOJ4 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_ iO J3 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_ lOO4 (BUFFER_SIZE"" 2) 
Instance: dpadder#oO_992 (BUFFER_SIZE"" 2) 
instance: dpadder#oO_990 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_989 (BUFFER_SIZE = 2) 
Instance: dpadderlloO_978 (BUFFER_SIZE = 2) 
Instance: dpadderlloO_977 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_968 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_967 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_966 (BUFFER_SIZE = 2) 
Instance: dpadder#oO_842 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_733 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_732 (BUFFER_SIZE = 3) 
Writing speCification cel! dpdff#o2, compiler dpdff 
Instance: dpdff#oO_731 (BUFFER_SIZE = 3) 
Instance: dpdff#oO_730 (BUFFER_SIZE = 3) 
Instance: dpdff#oO_729 (BUFFER_SIZE = 4) 
Writing specification cell dpdff#o3, compi ler dpdff 
Instance: dpdff#oO_728 (BUFFER_SIZE = 3) 
Instance: dpadder#oO_832 (BUFFER_SIZE = 2) 



















































(BUFFER_SIZE == 2) 
(BUFFER_SIZE 0:: 2) 
(BUFFER_SIZE 0:: 2) 
(BL"FFER_SIZE == 2) 
(BlJFFER_SIZE 0:: 2) 
(BUFFER_SIZE 0:: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE :: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUrrER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE 0:: 2) 
(BUFFER_SIZE = 2) 
(Bt:FFER_SIZE :: 2) 
(BCFFER_SIZE :: 2) 
(BUFFER_SIZE :: 2) 
(BUFFER_SIZE 0:: 2) 
(BtiFFER_SIZE = 2) 
(BLFFER_SIZE = 2) 
(Bt:FFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE :: 2) 




















Instance: dpdff#oO_ 499 
Instance: dpdff#oO_ 498 
lnstance: dpdff#oO_ 497 
lnstance; dpdff#oO_ 496 
Instance: dpdff#oO_ 49S 
Instance: dpdff#oO_ 494 
Instance: dpdff#oO_ 493 
Instance: dpdff#oO_492 
Instance: dpdff#oO_ 49\ 
Instance: dpdff#oO_490 
lnstance: dpdff#oO_ 489 
Instance: dpdff#oO_ 488 
lnstance: dpdff#oO_ 487 
Instance: dpdff#oO_ 486 
Instance: dpdff#oO_ 48S 
Instance: dpdff#oO_ 484 
lnstance: dpdff#oO_ 483 
Instance: dpdff#oO_ 482 
instance: dpdff#oO_ 481 
Instance: dpdff#oO_ 480 
Instance: dpdff#oO_ 479 
Instance: dpdff#oO_ 478 
Instance: dpdff#oO_ 477 
Instance: dpdff#oO_ 473 
In stance; dpdff#oO_ 472 
Instance: dpdff#oO_ 471 
Instance: dpdff#oO_ 470 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE'" 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFf..cR_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE '" 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE == 2) 
(BUFFER_SIZE = 2) 
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Instance: dpdff#oO_ 469 
Instance: dpdff#oO_ 467 
Instance: dpdff#oO_ 464 
Instance: dpdff#oO_ 463 
Instance: dpdff#oO_ 460 
Instance: dpdff#oO_ 459 
Instance: dpdff#oO_ 458 
Instance: dpdff#oO_ 457 
Instance: dpdff#oO_ 456 
Instance: dpdff#oO_ 455 
Instance: dpdff#oO_ 454 
Instance: dpdff#oO_ 453 
Instance: dpdff#oO_ 452 
Instance: dpdff#oO_ 451 
Instance: dpdff#oO_ 449 
Instance: dpdff#oO_ 448 
Instance: dpdff#oO_ 446 
Instance: dpdff#oO_ 445 
Instance: dpdff#oO_ 444 
Instance: dpdff#oO_ 443 
Instance: dpdff#oO_ 440 
Instance: dpdff#oO_ 439 
Instance: dpdff#oO_ 438 
Instance: dpdff#oO_ 437 
Instance: dpdff#oO_ 436 
Instance: dpdff#oO_ 434 
Instance: dpdff#oO_ 432 
Instance: dpdff#oO_ 430 
Instam:e: dpdff#oO_ 429 
Instance: dpdff#oO_ 426 
Instance: dpdff#oO_ 423 
Instance: dpdff#oO_ 422 
















(BUFFER_SIZE "" 2) 
(BUFFER_SIZE"" 2) 
(BUFFER_SIZE"" 2) 
(BUFFER_SIZE "" 2) 
(BUFFER_SIZE "" 2) 
(BUFFER_SIZE"" 2) 
(BUFFER_SIZE "" 2) 
(BUFFER_SIZE '" 2) 
(BUFFER_SIZE"" 2) 
(B UFFER_SIZE "" 2) 




(BUFFER_SIZE == 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE :: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE:: 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER SIZE = 2) 
(BUFFER=SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE :: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE ==- 2) 
(BUFFER_SIZE == 2) 


















Instance: dpdff#oO_ 418 
Instance: dpdff#oO_ 417 
Instance: dpdff#oO_ 416 
Instance: dpdffHoO_ 415 
Instance: dpdffHoO_ 414 
Instance: dpdffHoO_ 4 12 
Instance: dpdff#oO_ 41\ 
Instance: dpdff#oO_ 410 
Instance: dpdff#oO_ 409 
Instance: dpdff#oO_ 408 
Instance: dpdff#oO_ 407 
Instance: dpdffHoO_ 406 
Instance: dpdffHoO_ 405 
Instance: dpdffHoO_ 404 
Instance: dpdffHoO_403 
Instance : dpdffHoO_ 402 














(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE ::: 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_S IZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(B UFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
(BUFFER_SIZE = 2) 
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Instance: dpdff#oO_386 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_385 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_384 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_383 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_382 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_381 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_380 (B UFFER_SIZE = 2) 
Instance: dpdff#oO_379 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_378 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_377 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_376 (BUFFER SIZE = 2) 
Instance: dpdff#oO_375 (BUFFER=SlZE = 2) 
Instance: dpdff#oO_374 (BUFFER_SIZE = 2) 
Instance : dpdff#oO_373 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_372 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_371 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_370 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_369 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_368 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_367 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_366 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_365 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_364 (B UFFER_SIZE = 2) 
Instance: dpdff#oO_643 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_587 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_559 (BUFFER_SIZE = 2) 
Instance: dpdff#oO_53 I (BUFFER_SIZE = 2) 
Instance: dpdff#oO_391 (BUFFER_SIZE = 2) 
Creating new modules for composite cell: mplier 
Instance: Complementor2:compl4 (BUFFER_SIZE = 4) 
Instance: Complementor:compl4 (BUFFER_SIZE: 4) 
Instance: Adder5 :fadder#7 (BUFFER_SIZE = 4) 
Instance: Adder2:fadder#7 (BUFFER_S IZE = 4) 
Instance: Adderl:fadder#7 (BUFFER_SIZE = 4) 
Instance: Adder3:faddcr#7 (BUFFER_SIZE = 4) 
Creating new modules for composite cell: compJex_adder_4_input 
Instance: orlO (BUFFER_SIZE = 5) 
Writing specification cell stdor3#o3. compiler gtgate 
Instance: or9 (BUFFER_SIZE = 5) 
Instance: or8 (BUFFER_SIZE = 5) 
Instance: or7 (BUFFER_SIZE = 5) 
Instance: or6 (BUFFER_SIZE = 5) 
nocal/epochlbinlmsicells -p Itmp_mntlhlkepJer_uVkljackso/projects/thesis2 -f 
CDA I u2ml p +msgclear -msgfile +ewpstfEW 
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Itmp_mntlhlkcpler_u2IklJaekso/projectsilhesis2Jchip_logs/msicclls,1og +gco -sym Him 
+trans dpdff#ol dpdff#02 dpdff#03 
Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location: llocaUepoch 
Project: Itmp_mntlhlkeplcr_u21kIjackso/projccts/thcsis2 
Rulc5et: CDAlu2mlp 
Technology : cmos 
Calling compiler for cell d[Xlff#o 1 .. , 
=======> Generating Layout. 
Writing cell dpdff#gl 10 disk 
======> End Layout 
====> Generating Simulation Model 
Writing dpdff#tl -- (t74s1) 
Writing dpdff#sl -- (574s1) 
=====> End Simulation Model 
Cailing compiler for cell dpdff#02 ... 
=======> Generating Layout 
Writing cell d¢ff#g2 to disk 
======> End LaYOllt 
======> Generating Simulation Model. 
Writing sprim_inv#s 13 -- (s107s 13) 
Writing sprim_inv#t13 -- (1107s13) 
Writing dpdff#t2 -- (t74s2) 
Writing dJXlff#s2 -- (s74s2) 
======> End Simulation Model 
Calling compiler fur cell dpdff#o3 .. 
======> Gencrating Layout. 
Writing cell dpdff#g3to disk 
0======> End Layout 
======> Generating Simulation Model 
Writing d(XIff#t3 -- (t74s3) 
Writing dpdff#s3 -- (574s3) 
======> End Simulation Mudel. 
No errors. No warnings. 
lIocaUepoch/binlmsicells -p Itmp_mntlhlkepJer_u2/kljacksolprojects/thesis2-r 
CDA I u2m 1 p +msgclear -msgfile +ewpstfEW 
Itmp_mntlhlkepJecu2Jkljackso/projectslthesis2Jchip_logs/msicells.log +geo -sym Him 
+trans dpadder#o I 
Copyright J 992, 1993 Cascade Design Automation Corporation 




Calling compiler for cell dpadder#ol .. 
======> Generating Layout 
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Writing eell dpadder#gl to disk 
=:;=:;=:;=:;=:;=:;> End Layout. 
=:;=:;=:;=:;=:;=> Generating Simulation Model. 
Writing dpadder#sl -- (s 119sl) 
====> End Simulation Model. 
No errors. No warnings. 
/local/epochlbinlmsicells -p ItmpJIlIItJhIk.eplcr_u2Ikljaeksolprojects/thesis2 -r 
CDA I u2ml p +msgclear -msgfile +ewpstfEW 
Itmp_mntlhlkepler_u2/kljackso/projectS/lhesis2Jehip_logs/msicells.1og +geo -sym +sim 
+trans dpcompl#02 
Copyright 1992, 1993 Cascade Design Automation Corporation 




Calling compiler for cdl dpcompl#02 ... 
====--=> Generating Layout. 
Writing cd l dpcompl#g2 to disk 
======> End Layout. 
="'====> Generating Simulation Model 
Writing sprinUnv#s14 -- (s107s14) 
Writing sprim_inv#t14 -- (tl07s14) 
Writing dpcompl#s2 -- (5212s2) 
===> End Simulation Model. 
No errors. No warnings 
Ilocallepochlbinlmsieells -p Itmp_mntlhlkeplccu2/klj ackso/projeets/thesis2 -r 
CDAlu2mlp +msgclear -msgfile +ewpstfEW 
Itmp_mntJhlkepler_u2/kljaekso/projeetsithesis2/chip_logs/msieells.log +geo -sym +sim 
+trans dpfadder_hit#o26 
Copyright 1992, 1993 Cascade Design Automation Corporation. 




Calling compiler fored l dpfadder_bit#o26 ... 
=====> Generating Layout 
Writing cell d_dpadder3arryeml#g2 to disk 
Writing cell d_dpaddeummtyp#g3 to disk 
Writing cell dpfadder_hit#g26 to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing d_dpadder_earryend#S2 -- (s%s2) 
Writing d_dpadder_sumtyp#s3 -- (s26s3) 
Writing dpfaddecbit#s26 -- (s I23s26) 
======> End Simulation Model. 
220 
No errors. No warnings 
llocaUepochlbinimsicells -p Ilmp_rTllltlhlkepler_u2/kljackso/projeclsilhesi52 -r 
CDA 1 u2m 1 p +msgclear -msgfile +ewpstfEW 
Itmp_rTllltlhlkeplecu2/kljackso/projects/thesis2/crup_logsimsiceI15.log +geo -sym Him 
+lIans gtadd#o2 gtadd#o3 gtadd#04 gtadd#o5 gtadd#06 gtadd#07 gtadd#08 gtadd#09 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: llocalJepoch 
Project: Itmp_rTlllt/hlkepler_u2/kljackso/projects/thesis2 
Ruleset: CDA I u2m I p 
Technology: cmos 
Calling compiler for cell gtadd#o2 ... 
======> Generating Layout. 
Writing cell gtadd#g2 to disk 
======> End Layout. 
======> Generating Simulation ModeJ. 
Writing sprim_inv#sI5 -- (5107s15) 
Writing sprinUnv#tlS -- (tI07s15) 
Writing gtadd#s2 -- (s I86s2) 
Writing gtadd#tI -- (tI86s l) 
======> End Simulation ModeJ. 
Calling compiler for cell gtadd#03 ... 
======> Generating Layout. 
Writing cell gtadd#g3 to disk 
=======> End Layout. 
======> Generating Simulation Model. 
Writing gtadd#s3--(sI86s3) 
Writing gtadd#t2--(tl86s2) 
======> End Simulation ModeJ. 
Calling compiler for cell gtadd#04 ... 
=====> Generating Layout. 
Writing cell gtadd#g4 to disk 
======> End Layout 
======> Generating Simulation Model 
Writing sprim_inv#s 16 -- (s 1 07s 16) 
Writing sprim_inv#t 16 -- (t I 07s 16) 
Writing gtadd#s4--(5186s4) 
Writing gtadd#t3--(t186s3) 
======> End Simulation Model. 
Calling compiler for cell gtadd#o5 ... 
======> Generating Layout. 
Writing cell gtadd#g5 to disk 
======> End Layout. 
====="'> Generating Simulation ModeJ. 
Writing gtadd#s5 -- (5186s5) 
Writing gtadd#t4 -- (tI86s4) 
221 
==='='=> End Simulation Model. 
Calling compiler for cell gtadd#o6 .. 
======> Generating Layout. 
Writing cell gtadd#g6 to disk 
======> End Layout 
=====> Generating Simulation Model 
Writing gtadd#s6 -- (sI86s6) 
======> End Simulation Model. 
Calling compiler for cell gtadd#07 ... 
'='====> Generating Layout. 
Writing cell gtadd#g7 to disk 
======> End Layout. 
======> Generating Simulation Model 
Writing gtadd#s7 -- (sI86s7) 
Writing gtadd#t5 -- (tI8655) 
======::> End Simulation ModeL 
Calling compiler for cell gtadd#o8 ... 
======::> Generating Layout. 
Writing cell gtadd#g8 to disk 
======> End Layout. 
=::"'====> Generating Simulation Model. 
Writing gtadd#s8 -- (5186s8) 
Writing gtadd#t6 -- (tI86s6) 
======> End Simulation Model. 
Calling compiler for cell gtadd#o9 ... 
======> Generating Layout. 
Writing cell gtadd#g9 to disk 
======> End Layout 
"'=====> Generating Simulation Model 
Writing gtadd#s9 -- (~186s9) 
=::=====> End Simulation Model. 
No errors. No warnings. 
llocaVepochlbinlmsieelis -p Itmp_mnt/hlkepler_u2/kljackso/projcctslthesis2 -r 
CDA I u2m I p +msgclear -msgfile +ewpstfEW 
Itmp_mntlhlkeplcr_u2IkljacksoJprojectslthesis2/crup_logs/msicells.log +geo -sym +sim 
+trans gtmux#o2 gtmux#o) gtmux#04 gtmux#05 gtmu)[#;o6 gtmux#07 stdmux2#ol 
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Calling compiler for cell gtmux#02 ... 
===="'=> Generating Layout. 
Writing cell gtmux#g2 to disk 
======> End Layout 
222 
=--====> Gem::rating Simulation Model 
Writing gtmux#s2 -- (56752) 
======> End Simulation Model. 
Calling compiler fur cell gtmux#u3 .. 
======> Generating Layuu t. 
Writing cell gtmux#g3 to disk 
======> End [.ayout. 
=====> Generating Simulation Model. 
Writing gtmux#s3 -- (s67s3) 
:=: ==> End Simulatiun Model. 
Calling compiler for cdl gtmux#04 .. 
=====> Generating Layout 
Writing cell gtmux#g4 to disk 
======> End [.ayout. 
======> Generating Simulation Model 
Writing sprim_inv#sI7 -- (s I07s17) 
Writing ~prim_inv#t17 -- (tI07s 17) 
Writing gtmux#s4 -- (s67s4) 
=====> End Simulation Model 
Calling cumpiler for cell gtmux#o5 ... 
======> Generating Layout 
Writing cell gtmux#g5 to disk 
==:==> End Layout. 
====> Generating Simulation ModeJ 
Writing gtmux#s5 -- (86755) 
======> End Simulation Model 
Calling compiler for cell gtmux#06 .. 
=====> Generating Layout. 
Writing cell glmux#g6 to disk 
======> End [.ayout. 
======> Generating Simulation Model. 
Writing gtmuxlk6 -- (s67s6) 
=====> End Simulation Mode l. 
Cal ling compiler for cell gtrnux#o7 ... 
;=====> Generating Layout. 
Writing cell gtrnux#g7 to disk 
=====> End Lavout 
::=:::==> (Jeneraiing Simulation Model. 
Wriling gtmux#s7 -- (s67s7) 
======> End Simulation Model. 
Calling compiler for cell stdmux2#ol .. 
=====> Generating L.1YOU!. 
Writ ing cdl stdmux2#gl to disk 
=:=====> End Layout. 
======> Generating Simulation Model. 
223 
Writing stdmux2#sl -- (s63s1) 
======> End Simulation Mooci, 
No errors. No warnings 
llocal/cpochlbinimsicelJs -p Itmp_mnUh/kcpler_u2/kljackso/projectsithesis2-r 
CDA 1 u2m 1 p +msgcicar -m.~gfile +ewpstfEW 
Itmp_mntlhlk:eplecu2/kljacksoJprujectsithesis2/chip_logs/msicells.log +geo -sym +sim 
+trans gtlatch#o 1 gtlatch#o2 gtlatch#o3 gtlatch#o4 gtlatch#oS 
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Calling compiler for cell gtlatch#o I ... 
======> Generating Layout 
Writing cell gtlatch#gllO disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing sprim_inv#s 18 -- (s 107s18) 
Writing sprim_inv#t18 -- (t107s18) 
Writing d_latch_latch#sl -- (sl72s1) 
Writing gtlatch#sl -- (sI94s1) 
======> End Simulation :\t1odeJ. 
Calling compiler for cell gtlatch#o2 .. 
======> Generating Layout. 
Writing cell gtlatch#g2 to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing d_latch_latch#s2 -- (sl72s2) 
Writing gtlatch#s2 -- (sl94s2) 
======> End Simulation ModeJ. 
Calling compiler for cell gtlatch#o3 ... 
=====> Generating Layout. 
Writing cell gtlatch#g3 to disk 
=====> End Layout. 
:======> Generating Simulation ModeJ. 
Writing d_latch_latch#s3 -- (sl72s3) 
Writing gtlatch#s3 -- (sI94s3) 
======> End Simulation Model. 
Calling compiler for ccll gtlatch#04 ... 
======> Generating Layout. 
Writing cell gtlatch#g4to disk 
==::::===> End Layout. 
==""=:==> Generating Simulation Model 
Writing d_Iatch_latch#s4 -- (s 1 72s4) 
Writing gtlateh#s4 -- (s I94s4) 
224 
======> End Simulation Model. 
Calling compiler for cell gtlatch#05 ... 
=====> Generating Layout. 
Writing cell gtlatch#g5 to disk 
======> End Layout 
======> Generating Simulation Model. 
Writing d_latch_latch#s5 -- (sl72s5) 
Writing gtlatch#s5 -- (s l94s5) 
====> End Simulation Model. 
No errors. No warnings. 
llocaJIepochlbinlrru;icells -p Itmp_mntlhlkepler_u2/kljackso/project&lthesis2-r 
CDA 1 u2m 1 p +msgclear -msgfile +ewpstfEW 
Itmp_mntlh/kepler_u2Ik1jackso/projects/thesis2/ch.ip_log&lmsicells.log +geo -sym Him 
+trans stdinv#ol stdand2#o1 stdor2#o l stdor3#ol stdor4#01 stdand3#01 stdor2#o2 
gtgatc#08 stdinv#02 stdxnor2#01 
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Calling compiler for cell stdinv#ol 
=====> Generating Layout. 
Writing cdl stdinv#gl to disk 
=====> End Layout. 
======> Generating Simulation Model. 
Writing stdinv#sl -- (sI875 1) 
=====> End Simulation Model. 
Calling compiler for cell stdand2#o 1 ... 
======> Generating Layout. 
Writing cell stdand2#gl to disk 
====="'> End Layout 
======> Generating Simulation Model 
Writing stdand2#sl -- (sI9Isl) 
======> End Simulation Model 
Calling compiler for cell stdor2#o \ ... 
====> Generating Layout. 
Writing cell stdor2#gl to disk 
:====> End Layout. 
==---==> Generating Simulation Model. 
Writing stdor2#sl -- (s95sl) 
======> End Simulation Model 
Calling compiler for cell ~tdor3#ol .. 
======> Generating Layout. 
Writing cell stdor3#gl to disk 
======> End Layout. 
225 
======> Generating Simulation Model. 
Writing sprim_inv#sI9 -- (s 107s 19) 
Writing sprim_inv#t19 -- (t107s19) 
Writing stdor3#sl -- (s99s1) 
======> End Simulation Model 
Calling compiler fOf cell stdor4#ol... 
====> Generating Layout. 
Writing cell stdor4#gl to disk 
======> End Layout. 
=:====> Generating Simulation Model. 
Writing stdor4#sl -- (s102s1) 
====> End Simulation Model. 
Calling compiler for cell stdand3#o 1 ... 
======> Generating Layout. 
Writing cell std,md3#gl to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing stdand3#sl -- (sI95sl) 
======> End Simulation Model 
Calling compiler for cell stdor2#o2 ... 
======> Generating T .ayout. 
Writing cell stdor2#g2 to disk 
======> End Layout 
======> Generating Simulation Model 
Writing stdor2#s2 -- (s95s2) 
======> End Simulation Model. 
Calling compiler for cell gtgate#08 ... 
======> Generating Layout 
Writing ceJl gtgatt:#g8 to disk 
=====> End T .ayout 
=====> Generating Simulation Model. 
Writing gtgate#s8 -- (s13ls8) 
===--==> End Simulation Mood 
Calling compiler for ce ll stdinv#02 ... 
======> Generating J .ayout 
Writing cd] stdinv#g2 to disk 
====> End Layout. 
======> Generating Simulation Model. 
Writing stdinv#s2 -- (sI87s2) 
======> End Simulation Model 
Calling compiler for cell stdxnor2#o I ... 
======> Generating Layout 
Writing cell stdxnor2#g I to disk 
======> End Layout 
======> Cienerating Simulation Model 
226 
Writing d---£ate_xnor#sO -- (s7s0) 
Writing stdxnor2#sl -- (sl06s I) 
======> End Simulation Model. 
No errors. No warnings 
/locaUepochibin/msice11s -p Itmp_lImtfhlkepleC1I2/kljaekso/projeets/thesis2 -[ 
CDAlu2mlp +msgclear -msgfile +ewpstfE\V 
Itmp_mntlh/keplecu2Jkljaekso/projeets/thesis2/ehip_logslmsieells.log +geo -sym +sim 
+trans stdnor2#01 stdand4#01 stdor3#o2 stdxnor2#o2 stdoor4#ol stdnor3#ol 
stdinv#03 gtgate#olO stdandl#ol stdnor3#o2 stdao2ll#ol stdoai22#ol 
stdao21#ol stdaoi21#ol stdnand2#ol stdor4#o2 stdnor2#o2 stdor3#o3 
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Calling compiler for cell stdnor2#01 
======> Generating Layout. 
Writing cell stdnor2#gl to disk 
======> End Layolll 
=====> Generating Simulation Model 
Writing sprim_nor2#s4 -- (s167s4) 
Writing sprim_nor2#!4 -- (tI67-,4) 
Writing stdnor2#sl-- (s17lsJ) 
=====> End Simulation Mood 
Calling compiler for cell stdand4#ol ... 
======> Generating Layout 
Writing cell stdand4#gl to disk 
======> End I.ayout 
===> Generating Simulation Model 
Writing stdand4#sl -- (s199sl) 
====> End Simulation Model 
Calling compiler for cdl stdor3#02 
=====> Generating Layout. 
Writing cell stdor3#gl to disk 
==== > End I.ayout. 
===> Generating Simulation Model 
Writing stdor3#s2 -- (s99s2) 
=====> End Simulation Model 
Calling compiler for cell stdxnor2#o2 ... 
======> Generating Layout. 
Writing cell stdxnor2#gl to disk 
======> End Layout 
======> Generating Simulation \'fodel 
Writing d-Eate_xnor#sl -- (s7s1) 
Writing sldx.nor2#s2 -- (s106s1) 
227 
======> End Simulation Model. 
Calling compiler for cen stdnor4#01 ... 
======> Generating Layout. 
Writing cell stdnor4#gl to disk 
=====> End Layout 
====> Generating Simulation Model 
Writing sprim_nor4#sl -- (s I73sl) 
Writing sprim_nor4#t1 -- (tI73sl) 
Writing stdnor4#sl -- (s\78s1) 
Writing stdnor4#t0 -- (tI78s0) 
=====> End Simulation Model. 
Calling compiler for cell stdnor3#01 ... 
=====> Generating Layout. 
Writing ccll stdnor3#gl to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing sprim_nor3#sl -- (s I7051) 
Writing sprim_nor3#tl-- (1170s1) 
Writing stdnor3#sl -- (s175sl) 
Writing stdnor3#tO -- (tI75s0) 
====> End Simulation Model. 
Calling compiler for cell gtgate#o9 ... 
======> Generating Layout. 
Writing cell gtgate#g9 to disk 
======> End Layout. 
=:====> Generating Simulation Model. 
Writing gtgate#S9 -- (s I31 s9) 
==:==> End Simulation Model. 
Calling compiler for cell stdinv#o3 .. 
======> Generating Layout 
Writing cell stdinv#g3 10 disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing sprim_inv#s20 -- (sI07s20) 
Writing sprim_inv#t20 -- (tI07s20) 
Writing sprim_inv#s21 -- (sI07s21) 
Writing sprim_inv#t21 -- (1 107s21) 
Writing sprim_inv#s22 -- (sI07s22) 
Writing sprim_inv#t22 -- (tI07s22) 
Writing d_buffer_ex.tra#sO -- (sl09s0) 
Writing stdinv#s3 -- (s\87s3) 
=====> End Simulation Model. 
Calling compiler for cell glgate#oIO .. 
======> Generating Layout. 
Writ ing cell gtgate#gl0 10 disk 
228 
=======> End Layout 
=====> Generating Simulation Modd 
Writing gtgate#slO -- (sI3IsI0) 
======> End Simulation Model. 
Calling compike for cdl stdand2#o2 ... 
=====> Generating Layout 
W riting celJ~tdand2#g2 to disk 
======> End Layout 
======> Generating Simulation Model 
Writing stdand2#s2 -- (sI91s2) 
=====> End Simulation Modd 
Calling compiler for cell stdnor3#02 ... 
======> Generating Layout. 
Writing cell d_Sldcell--Eatebuffer#gl to disk 
Writing cell stdnor3#g2 to disk 
======> End Layout. 
=;=====> Generating Simulation Model. 
Writing d--Eate_nor3#sO -- (s224s0) 
Writing stdnor3#s2 -- (sI75s2) 
======> End Simulation Model 
Calling compiler for cdl ~da0211#01 .. 
======> Generating Layout. 
Writing celJ d_stdcelt..gatebuffer#g2 to disk 
Writing edl stda0211#gl to disk 
======> End Layout 
::=;=====> Generating Simulation Model 
Writing stda0211#sl--(s35sl) 
::======> End Simulation Model 
Calling compiler foredl stdoai22#ol 
======> Gem:rating Layout 
Writing cell d_~tdcell--Eatebuf#gO to disk 
Writing cell stdoai22#gl to disk 
=====> End Layout. 
=====> Generating Simulation Model. 
Writing stdoai22#sl-- (s220sl) 
====> End Simulation \1odel. 
Calling compiler for cell stdoai222#o 1 
=='"''''==> Generating Layout 
Writing c:ell stdoai222#gl to disk 
======> End Layout. 
====> Generating Simulation Model 
Writing stdoai222#sl--(sI21sl) 
======> End Simulation Model 
Calling compiler for cell stda02l #0 I ... 
=="'==:=> Generating Layout 
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Writing cell stda021#g l to disk 
======> End Layout. 
=====> Generating Simulation Model 
Writing stda021#s l -- (s 114sl) 
======> End Simulation Model 
Calling compiler for cell stdaoi21 #0 I ... 
======> Generating Layout. 
Writing cell stdaoi21#g lto disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing stdaoi2 1#sl -- (s154sl) 
=====> End Simulation Model. 
Calling compiler for cell stdnand2#ol .. . 
======> Generating Layout. 
Writing cell stdnand2#gl to disk 
======> End Layout 
===::==> Generating Simulation Model. 
Writing sprim_nand2#S3 -- (s130s3) 
Writing sprim_nand2#t3 -- (tI30s3) 
Writing stdnand2#sl -- (s I63s1) 
=====> End Simulation Model. 
Calling compiler for cell stdor4#02 ... 
====::=> Generating Layout. 
Writing cell sldor4#g2 to disk 
======> End Layout. 
======> Generating Simulation Model 
Writing stdor4#s2 -- (s I02s2) 
======> End Simulation Model. 
Calling compiler for cell stdnor2#o2 .. . 
======> Generating Layout. 
Writing cell stdnor2#g2 to disk 
======> End Layout. 
======> Generating Simulation Model 
Writing sprim_nor2#S5 -- (s I67s5) 
Writing sprim_nor2#t5 -- (1167s5) 
Writing stdnor2#s2 -- (s17ls2) 
Writing stdnor2#t0 -- (tI7 1s0) 
======> End Simulation Model. 
Calling compiler for cell stdor3#03 .. 
======> Generating Layout. 
Writinged\ stdor3#g3 to disk 
======> End Layout 
=====> Generating Simulation Model. 
Writing stdor3#s3 -- (s99s3) 
=====> End Simulation Model. 
230 
No errors. No warnings. 
Ilocallepochlbinlmsicells -p Itmp_mntlhlkeplcr_u2lkljackso/projectslthesis2-r 
CDAlu2m l p +msgclcar -msgfile +ewpsttEW 
Itmp_llmtlhlkepler_u2lkljacksolprojectslthesis2lch.ip_logsimsicells.1og +geo -sym Him 
+trans gtdff#o2 gtdff#o3 gtdff#04 gtdff#o5 gtdff#o6 gtdff#o7 gtdff#o8 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: 1l0calleiX'ch 
Project: Itmp_mntlhlkeplcr_u2Ikljacksu/projects/t hes is2 
Ruleset: CDA l u2mlp 
Technology: cmos 
Calling compiler for cell gtdff#o2 ... 
======> Generating Layout. 
Writing cell gtdff#g2 to disk 
======> End Layout 
======> Generating Simulation Model 
Writing gtdff#t2 -- (t216s2) 
Writing gtdff#s2 -- (s216s2) 
======> End Simulation Model 
Calling compiler for cell gtdff#o3 ... 
======> Generating Layout 
Writing cell gtdff#g3 to disk 
======> End Layout. 
======> Generating Simulation Modd 
Writing gtdff#t3 -- (t216s3) 
Writing sprim_inv#s23 -- (s\o7s23) 
Writing sprim inv#t23 -- (tI07s23) 
Writing gtdff#s3 -- (s216s3) 
====="'> End Simulation Model 
Calling compiler for cell gtdff#04 .. . 
======> Generating Layout. 
Writing cell gtdff#g4 to disk 
======> End Layout. 
==="'==> Generating Simulation Model. 
Wri ting gtdff#!4 -- (t21fis4) 
Writing gtdff#s4 -- (s216s4) 
======> End Simulation Model. 
Calling compiler for cell gtdff#o5 ... 
======> Generating Layout. 
Writing cell gtdff#g5 to disk 
======> End Layout 
======> Generating Simulation Model. 
Writing gtdff#t5 -- (t2Jfis5) 
Writing gtdff#s5 -- (s216s5) 
======> End Simulation Model. 
Calling compiler for cell gtdff#oti .. 
2Jl 
=====> Generating Layout. 
Writing cell gtdff#g6 to disk 
====> End Layout. 
""=====> Generating Simulation Modcl. 
Writing gtdff#t6 -- (t216s6) 
Writing gtdff#s6 -- (s216s6) 
======> End Simulation Model 
Calling compiler for cell gtdff#07 ... 
======> Generating Layout. 
Writing cell gtdff#g7 to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing sprim_inv#s24 -- (s I07s24) 
Writing sprim_inv#t24 -- (1107s24) 
Wriling gtdff#t7 -- (1216s7) 
Writing gtdff#s7 -- (s216s7) 
=====> End Simulation Model 
Calling compiler for cell g1dff#oS .. 
=====> Generating Layout 
Writing cell gtdff#gS to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing sprim_inv#s25 -- (sI07s25) 
Writing sprim_inv#t25 -- (tI07s25) 
Writing gtdff#t8 -- (12 16sS) 
Writing gtdff#sS -- (s2165S) 
======> End Simulation Model 
No errors. No warnings 
nocal/epochlbinlpadcclls -p Itmp_nmtJhJk.ep1er_u2/kljackso/projects/thesis2-r 
COAl u2m 1 p +msgc1ear -msgfilc +cwpstfEW 
Ilrnp_mntJhJk.cplcr_u2lk.lJuckso/projectslthcsisZ/chip_logs/padcells. log +geo -sym +sim 
+trans pad_driver#o2 pad_driver#o3 pad_driver#04 pad_driver#o5 pad_drivcr#06 
pad_driver#o7 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: /local/epoch 
Project: /trnp_mntJhJk.epler_u2/kljackso/projccls/thesis2 
Rulesel: CDA 1 u2m lp 
Technology: cmos 
Calling compiler for cell pad_driver#o2 ... 
=--==> Genera1ing Layout. 
Writing eell d_pad3lILbuffer#g2 to disk 
Writing cell pad_driver#g2 to disk 
======> End Layout 
====> Generating Simulation Model. 
Writing d_pad3trl_buffcr#s2 -- (s206s2) 
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Writing pad_driver#s2 -- (5215s2) 
=====> End Simulation Model 
Calling compiler for cell pad_driver#o3 ... 
=====> Generating Layout. 
Writing cell d_pad3trl_huffer#g3 to disk 
Writing cell pad_driver#g3 10 disk 
======> End Layout. 
=====> Generating Simulation Model. 
Writing d_pad3trl_huffer#s3 -- (s20653) 
Writing pad_driver#s3 -- (5215s3) 
======> End Simulation Model. 
Calling compiler for cell pad_driver#04 .. 
======> Generating Layout 
Writing cell d_pad_ctrl_buffcr#g4 to disk 
Writing cell pad_drivcr#g4 to disk 
======> End Layout. 
====:=> Generating Simulation Model. 
Writing d_pad3trl_huffer#s4 -- (5206s4) 
Writing pad_driver#s4.- (s215s4) 
======> End Simulation Model. 
Calling compiler for cell pa<Uirivcr#o5 ... 
======> Generating Layout 
Writing cell d_pad_ctrl_bufferltg5 to disk 
Writing cell pad_driverltg5 to disk 
======> End Layout. 
===="'''''> Generating Simulation Model. 
Writing d_buffecextra#sl •• (sI09s\) 
Writing d_pad3trl_buffer#s5·· (5206s5) 
Writing pad_driver#s5·· (s215s5) 
======> End Simulation ModeJ 
Calling compiler for cell pa(Utriver#06 
======> Generating Layout 
Writing cell d_pad3Irl_buffer#g6 to disk 
Writing cell pad_driver#g6 to disk 
======> End Layout. 
======> Generating Simulation Model. 
Writing d_buffecextra#s2 ·· (sl0952) 
Writing d_pad3trLbuffer#s6 ·· (s206s6) 
Writing pad_driver#s6·· (5215s6) 
======> End Simulation Model. 
Calling compiler foreell pad31river#07 ... 
======> Generating Layout. 
Writing cell d_pad_etrl_bufferltg7 to disk 
Writing cell pad_driver#g7 to disk 
===::c=> End Layout. 
233 
=="'''''''=> Generating Simulation Model. 
Writing d_buffer_extra#s3 -- (sl09s3) 
Writing d_pad3trl_buffer#s7 -- (s206s7) 
Writing pad_driver#s7 -- (s215s7) 
="""'===> End Simulation Model 
No errors. No warnings 
PDABS: Estimated Static Power: 0 microWalts 
PDARS: Estimated Total Power: 762555 microWatts 
Writing cell fpadder....group to disk 
Writing cell fpaddcr to disk 
Writing cell hsmult2piped_c_O#gO to disk 
Writing cell mplier to disk 
Writing cell fpmpJier to disk 
Writing cell complex_mpJier to disk 
Writing cell complex_adder_ 4_input to disk 
Writing cell fft to disk 
Writing cell fftchip_core to disk 
Writing cell fftchip to disk 
PDABS: No crrors. 104 warnings. 
PDABS : Donc . 
/Jocallepochlhin/dpath5 -p Itlllp_mnt!hlkeplecu2/klj ackso/projects/thesis2 -r CDA I u2m 1 p 
+Illsgclear -msgfile +ewpstfEW 
Itlllp_mnt/hlkeplecu21kljackso/projccts/thesis2Ichip_logs/dpath5.1og -nplace 
fpadder....group 
Copyright 1992. 1993 Cascade Design Automation Corporation 




DATAPATH: Reading datapath geometry. 
DATAPATH: Reading footprints 
OAT AP A TH: Initial bit cells placement 
DATAPATH: Routing datapath 
DATAPATH3.0 
size: 26 X 3 
Horizonla! ehanneb 


































DATAPATH Creating geometry. 
Writing cell fpadder....group to disk 
!locallepochlbinlgluenp -p Itmp_mntlhlkepler_u2IkJjacksolprojccts/thcsis2 -r CDA 1 u2m I p 
+msgclear -m~gflle +ewpstffiW 
Itmp_mntlhlkeplccu2/kljackso/projec!s/thesis2/chip_logs/gluenp.lug fpadder 
GLUE ROUTER version 6.1. 
Copyright 1992. 1993 Cascade Design Automation Corporation. 
CASCADE base location: !local/epoch 
Project: Itmp_mntlhlkeplecu2/kljackso/projects/!hesis2 
Ruleset: CDA 1 u2m I p 
Technology: cmo~ 
Glue: reading in geometry file fpadder .. 
Initialize power connections. 
Read in placement expression. 
Position expon pins 
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Route power nets. (auto_size_rails) 
·-GND 
--VDD 
Read in footprint information. 
Over the cell routing gates 
Over the cell routing blocks. 
Overcell Router V2.0 
Generating global router input. 
Mixed-Mode Global Router V 1.1 
Routing group [0] 
Routing group [1] 
Routing group [2] 
Routing group l3] 
Routing group [4] 
Assemble Standard eell groups 
Assemble Group std....group_O 
Contour Router V 1. 1 
Channel no. 0 
Channel no. I 
Assemble Group std....group_ 1 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Channel no. 6 
Channel no. 7 
Channel no. 8 
Assemble Group mder 
Channel no. 9 
Channel no. 10 
Channel no. II 
Channel no. 12 
Assemble Group std....group_3 
Channel no. 13 
Channel no. 14 
Channel no. 15 
Channel no. 16 
Channel no. 17 
Channel no. 18 
Channel no. 19 
Channel no. 20 
Channel no. 21 
Assemble Group std....group_2 
Channel no. 22 
Channel no. 23 
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Channel no. 24 
Channel no. 25 
Channel no. 26 
Channel no. 27 
Channel no. 28 
Channel no. 29 
Channel no. 30 
Channel no. 31 
Channel no. 32 
Assemble Blocks 
Channel no. 33 
Channel no. 34 
Channel no. 35 
Channel no. 36 
Channel no. 37 
Route perimeter channels. 
Ripping External Channels 
Channel no. 38 
Channel no. 39 
Channel no. 40 
Channel no. 41 
Generating Geometry. 
Writing cell fpadder to disk 
Glue: fpadder completed, Real time: 00:06:24, CPU time: 291.08 seconds. 
flocallepochlbinlgluenp -p Itmp_mntlhlkepler_u2IkJjacksolprojecls/thesis2 -r CDA I ulm J p 
+msgdear -msgfile +ewpstfEW 
Itffip_mntlhlkepJcr_u2/kljacksoJprojeclsllhcsis2lchip_logslgluenp.log 
compJcx_adder_ 4_input 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: lIocaVepoch 
Project: Itmp_mntlhlkepler_u2/kJjacksolprojectsJlhesis2 
Ruleset: COA I u2m I p 
Technology: cmos 
Glue: reading in geometry file complex_adder_ 4_input .. 
Lnitialize power connections. 
Read in placement expression . 
Position export pins 
Route power nets. (auto_sizc_rai]s) 
-- GNO 
--VO~ 
Read in footprint information. 
Over the cell routing gates. 
Over the cell routing blocks. 
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Overcell Router V2.0 
OCR: All standard cell design. 
Generating global router input. 
Mixed-Mode Global Router V I. I 
Routing group [0] 
Assemble Standard cell groups 
Assemble Group sld....group_O 
Assemble Blocks 
Contour Router VI.J 
Channel no. ° 
Channel no. I 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Route perimeter channels 
Ripping External Channels 
Channel no. 6 
Channel no. 7 
Channel no. S 
Channel no. 9 
Generating Geometry. 
Writing cell comple:x_adder_ 4_input to disk 
Glue: complcx_adder_ 4_inpul completed, Rcal time: 00:03:40, CPU time: 205.30 
seconds 
IlocalJepochlbin/dpathS -p Itrnp_mntlhlkepler_u2lkJj aeksolprojectsithesis2 -r CDA 1 u2m l p 
+rnsgclear -msgfile +ewpstfEW 
Itmp_mntlh/keplecu2/kljaeksolproje<:tslthesis2lchip_logsidpathS.log -nplaee 
hsmult2piped_c_O#oO 
Copyright 1992, 1993 Cascade Design Automation Corporation 




DATAPATH: Reading datapath geometry. 
DATAPATH: Readi ng footprints. 
DATAPATH: lnitial bit cells placement . 
DATAPATH: Routing datapath. 
DATAPATH 3.0 
size: 28 X 44 
238 
Horizontal channels 











channel # 11' 
channel # 17 
































































DATAPATH: Creating geometry 
Writing cell hsmult2pipedJ_O#gO to disk 
/Iocallepoch/binldpach5 -p /cmp_mntlhlkepJcr_u2lkljacksolprojectslchesis2 -r CDA 1 u2m I p 
+msgelear -msgfile +ewpstfEW 
Itmp_mntlhlkeplecu2/kljacksolproject!'Jthesislichip_logsJdpath5.10g -nplace mplier 
Copyright 1992, 1993 Cascade Design Automation Corporation. 




DATAPATH: Reading datapath geometry. 




OAT APATH 3.0 
size: 8 X 6 
Horizontal channds 


















DATAPATH: Creating geuffil:try. 
Writing cell mplier to disk 
llocal/cpochlbiniglul:np -p Ilmp_llmllhJkepler_u2/kl.iacbo/projects.lthl:sis2 -r eDA I u2m I p 
+msgclear -msgfile +ewpstfEW 
Itmp_nmtlh/kepler_u2Ikljackso/projccts/thcsis2lchip_logs/glucnp.log fpmplier 
GLUE ROUTER version 6.1 
Technology: cmos 
Glue: reading in geometry file fpmplier 
Initializc powcr connections 
Rcad in placement expression 
Pusition export pins. 




Read in footprint infonnation. 
Over the celJ routing gates . 
Over the eell routing blocks 
Oven.:ell Router V2.0 
Generating global router input. 
Mixed-Mode G lohal Router V 1.1 
Routing group (0] 
Routing group (1 ] 
Routing group [2) 
Routing group (3) 
Routing group [4) 
Asscmble Standard cell groups 
Assemble Group std~roup_1 
Merging mult iple external standard cell connections for net clear 
Merging multiple external standard cell connections for net clock 
Merging multiple external standard cell connections for net lost_bit 
Assemble Group std~roup_3 
Contour Router V 1. 1 
Channel no. 0 
Channel no. 1 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Channel no. 6 
Channcl no. 7 
Channcl no. 8 
Channel no. 9 
Channel no. 10 
Assemble Group rndcr 
Channel no. II 
Assemble Group std~roup_2 
Channel no. 12 
Channel no. 13 
Channel no. 14 
Channel no. 15 
Channcl no. 16 
Assemblc Group std--£roup_O 
Channel no. 17 
Channel no. 18 
Channel no. 19 
Channel no. 20 
Channcl no. 21 
Channel no. 22 
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Channel no. 23 
Channel no. 24 
Assemble Blocks 
Channel no. 25 
Channel no. 26 
Channel no. 27 
Channel no. 28 
Channel no. 29 
Channel no. 30 
Route perimeter channels . 
Ripping External Channels 
Channel no. 31 
Channel no. 32 
Channel no. 33 
Channel no. 34 
Generating Geometry 
Writing cell fpmplicr to disk 
Glue: fprnp Jier completed, Rt:a1 time: 00:09:06, CPU time: 469.83 seconds. 
llocaUcpochlbinfgluenp"p Itmp_mntlhlkepJer_u2/k1jackso/projects/thesis2 -r CDAlu2mlp 
+msgclcar -msgfile +ewpstfEW 
Ilmp_mntlhlkcpJcr_u2Jkljackso/projectsithesis2/cmp_logs/gluenp.log complex_mplicr 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation 
CASCADE base location : !IocaVepoch 
Project: Itmp_mntfhlkepJer_u2Ikljackso/projects/thcsis2 
Ruleset: COA I u2m I p 
Technology: cmos 
Glue: reading in geometry filt:: complcx_mplier .. 
Initialize jXlwer conncctions. 
Read in placemcnt cxpression. 
Position export pins. 
Route power ncts. (auto_size_rails) 
--GND 
-- VDD 
Rcad in footprint information 
Over the cell routing gates 
Over the cell routing blocks. 
Ovcrcell Router V2.0 
OCR: All standard cell design. 
Generating global router input. 
Mixed-Mode Global Router V 1. 1 
Routing group [0] 
Assemble Standard cell groups 
Assemble Group std..group_O 
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Assemble Blocks 
Contour Router V I. I 
Channel no. 0 
Channel no. 1 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Channel no. 5 
Route perimeter channels. 
Ripping External Channels 
Ch~mnel no. 6 
Channel no. 7 
Channel no. 8 
Channel no. 9 
Generating Geometry 
Writing cell eomplex_mplier to disk 
Glue: complex_ffiplier completed, Real time: 00:03 :34, CPU time: 192.91 seconds 
Ilocallepochlbinigluenp -p Itmp_mntlhlkepler_u2lkljackso/projectslthesis2 -r COAlu2m lp 
+ffisgclear -msgfiJc +ewpstfEW 
Ilmp_rnntlhlkepJcr_u2/kljackso/projccts/thesis2/chip_logsigluenp.log fft 
GLUE ROUTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: Ilocallepoch 
Project: Itrnp_rnntlhlkeplcr_u2/kljackso/projccts/thesis2 
Rulcset: COAl u2mlp 
Technology : cmos 
Glue: reading in geometry file fft .. 
Initialize power connections 
Read in placement expression. 
Position export pins 
Roule power nets. (auto_size_rails) 
--GNO 
Read in footprint information 
Over the edl routing gates 
Over the cell routing blocks. 
Overeell Router V2.0 
OCR: All standard cell design. 
Generating global router input. 
Mixed-Mode Global Router V 1. 1 
Routing group [0] 
Routing group [lj 
Assemhle Standard cell groups 
Assemble Group ffUop 
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Contour Router V 1. 1 
Channel no. 0 
Channel no. I 
Channel no. 2 
Channe l no. 3 
Channel no. 4 
Channel no. 5 
Channel no. 6 
Channel no. 7 
Channel no. 8 
Channel no. 9 
Channel no. 10 
Channel no. I I 
Channel no. 12 
Assemhle Group std_group_O 
Assemble Blocks 
Channel no. 13 
Channel no. 14 
Channel no. 15 
Route perimeter channels. 
Ripping Extemal Channels 
Channel no. 16 
Channel no. 17 
Channel no. 18 
Channel no. 19 
Generating Geometry. 
Writing cell fft to disk 
Glue: ffl completed, Real time: ()();13:37, CPU time: 722.35 seconds. 
Ilocallcpochlbinlgluenp -p Itmp_mntlh/kepJer_u2/kljackso/projects/thesis2 -r CDAI u2ml p 
+msgdear -msgfiJe +ewpstfEW 
Itmp_mntlhlkepler_u2lkljackso/projectslthesis2Jchip_logsigluenp.1og fftchip_core 
GLUE ROllTER version 6.1. 
Copyright 1992, 1993 Cascade Design Automation Corporation. 
CASCADE base location: llocalJcpoch 
Project: Itmp_mntlhlkcplecu2lk.ljacbu/projecls/lhcsis2 
Rulcset: CDA I u2m 1 p 
Technology: cmos 
Glue: reading in geometry flIe fftchip30re .. 
Initialize power connections 
Read in placement e1<pression 
Position e1<polt pins. 




Read in footprint infonnation. 
Over the cell rout ing gates. 
Over the cell routing blocks 
Overeell Router V2.0 
OCR: All standard eell design. 
Generating global router input 
Mixed-Mode Global Router VI. I 
Routing group rO] 
Assemhle Standard cell groups 
Assemble Group std~roup_O 
Assemble Blocks 
Contour Router V 1.1 
Channel no. 0 
Route perimeter channels. 
Ripping Extemal Channels 
Channel no. I 
Channel no. 2 
Channel no. 3 
Channel no. 4 
Generating Geometry. 
Writing cell fftehip_core to disk 
Glue: fftehip_core completed, Real time: 00:04:16, CPU time: 230.83 seconds 
/locallepochlbinJpIopS -p Itmp_mntJhlk.epler_u2lkljackso/projects/thesis2 -r CDAlu2mlp 
+msgclear -msgtilc +ewpstfEW 
Itmp_mntJhlk.epler_u2lkljackso/projcets/lhesis2lehip_logslplopS.log fftchip 
Copyright 1992, 1993 Cascade Design Automation Corporation. 




PACKAGER: Reading top level chip data. 
PACKAGER: No package has been specified, automatically selecting package 
-------------> packcell->name = "cdalOOp433". 
--------> packcell->name = "cdalOOp540". 
~~~> packecll->name = "edaI20p433·'. 
-------------> packcell->name = "cdaI24p33S·'. 
-------------> packcl:lI->name '" "cda132p400". 
----> paekeell->name = '·cdaJ32p41O" 
-----------> packcell->narne = '·cda132p540". 
-------------> packcell->namc = "cdaJ6pI20". 
-----> packcell->name = '·cda 16p315 ". 
----------> packcell->name = "cda l S0p480" 
-------------> packcell->name = "cda20pl60". 
-------------> packcell->name = "cda22pI40·'. 
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--> packcell->name = "cda24p350'. 
---> packcell->namc = "cda28p250" . 
--> packceIl->name = "cda28p310". 
----> packceJi->name = "cda40p250" 
---> packceJl->name::: "cda4Op300" 
-> packcell->name = "cda48p250". 
----> packcell->name = "cda48p31O". 
______ _______ > packcell->name = "cda48p350" 
___ • ____ _ > packcell->name = "cda64p400". 
---> packcell->name = "cda68p400". 
---> packcell->name '" "cda72p340". 
--> packcelJ->namc::; "cda84p400" . 
--> packcell->namc::: "cda84p450". 
---> packcell->name = "cda84p470". 
------>Can'\ find any appropriate package. place pads without package 
PACKAGER: Placing pads 
MOAT ROUTER: Routing East channel 
Contour Router V 1.1 
MOAT ROUTER: Routing West channel. 
MOAT ROUTER: Routing North channel. 
MOAT ROUTER: Routing South channel. 
MOAT ROUTER: Done, 
Writing cell fftchip to disk 
Die size: 441 x 616 (mi ls) Scribe spacing: 0 (mils) 
Die size: 11190 x 15642 (urn) Scribe spacing: I (urn) 
Module size : 391 x 567 (mils) NONE 
Module size: 9943 x 14414 (urn) 
Number of nets: 408 
Max . routing space: 15 (mils) Min. routing space' 10 (mils) 
Max. routing spa(;e : 39 1 (urn) Min . routing space: 248 (urn) 
Number of pads : 210 
Max. pad height · 6 (mils) Min. pad height :6 (mils) 
Max . pad height: 139 (urn) Min. pad height :139 (urn) 
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APPENDIX E FLOATING POINT ADDER TEST OUTPUT 















VERll"OG-XL 1.8 lug file created Sep 18, 199401:47:30 
VERlLOG-XL 1.8 Sep 18. 19940 1:47:30 
'" Copyright Cadence Design Systems, Inc. 1985, 1988. 
'" All Rights Reserved. Licensed Software. 
* Confidential and pruprietary information which is the * 
* properly of Cadence Design Systems, Inc. '" 
* For technical assistance please contact the Cadence * 
* Response Center at 1· 800-CADENC2 or send email to 
* crc_eustomers@cadence.eom 
* For more information on Cadence's Verilog·XL product 
'" line send email totalkverilog@cadenec.com 
Compiling source file "addertst.v" 
Compiling included source file "header. v" 
Continuing compilation of source file "addcrts t.v" 
Compiling source fIle "bitshift.v" 
Compiling source file "overshift.v" 
Compiling source file "inverter.v '· 
Compiling source file "invcrter2.v" 
Compiling source file "rounder.v·' 
Warning! Text macro (Isb_hit) redefined - replaced with 
new definition [Verilog-TMRE>"J 
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"rounder.v",27 
Warning! Text macro (guard_ bit) redefined - repJru.:ed with 
new definition [Verilog-TMRENl 
"roundeLV", 28' 
Warning! Text macro (round_bit) redefined - replaced with 
new definition [Verilog-TMRENJ 
"rounder.v",29: 
Warning! Text macro (sticky_bit) redefined - replaced 
with new defini tion [Vcrilog-TMRENl 
"roundeL .... ",30: 
Compiling source file "mulclnup.v" 
Compiling source file "vcheck.v" 
Compiling source file "fradder. v" 
Warning! Text macro (group) redefined replaced with new 
definition [Verilog-TMRENJ 
"fpadder. v". I I: 
Warning! Text macro (imptype) redefined - replaced with 
new definition [Verilog-TMRENl 
"fpadder.v'·,12 
Scanning library directory "/trnp_mntllocaVepochlmodelslcmoslverilog" 
llighesl level mooules: 
addertst 
Type? for help 
CI> 
** .. "" ***** *****."'*** *** .. * ** 2x2=4 **. "'*t", ... '" .*.** •• * .... *** 
o clock: 0 
A sign: x 
A mantissa: XXXXJlXXXXXXXXXXXllXXXXXX 
A exponent: :o:xxxxxx 
B sign: x 
B mantissa: XXXXXXXXXXXXJ()l;(XXXXXXXX 
B exponent: xxxxxxxx 
Res sign : x 
Res mantissa: xxxxxxxxxxxxXXXJ(xxxxxxx 
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Res ex(X>nent: xxxxxxxx 
Rounding Mode : xx Clear: x 
NAN: x INF: x OVf'l ... : x UNFL: x L"lEXACT: x 
50 clock: 1 
A sign: x 
A mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
A ex(X>nent: xxxxxxxx 
B sign: x 
B mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
R ex(X>nent: xxx;uxxx 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: xx Clear: x 
NAN: x INF: x OVFL: x UNFL: x INEXACT: x 
""'''''' .... ''' .. '''''' Positive X Positive (Normalized) lpos + pos exp .. """** .. "' .. **** 
100 clock: 0 
A sign: 0 
A mantissa: (X)()()()()()() 
A exponent: 10000000 
Bsign: 0 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 10000000 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
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NAN: x I1\'F: x OVFL: x UNFL: x INEXACT: x 
ISO clock: 1 
A sign: 0 
A mantissa: ()(X)()()()()(} 
A exponent: 10000000 
B sign: 0 
B mantissa: ()(X)()()()()(} 
8 exponent: HX)OOOOO 
Res s ign: x 
Res mantissa: XUXXXXXXXXXX)O\XXXXXXXX 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x [NF x OVFL: x UNFL x INEXACT: x 
200 clock: 0 
A sign: 0 
A mantissa: ()(X)()()()()(} 
A exponent: II 10001 1 
B sign: 0 
B mantissa: ()(X)()()()()(} 
B exponent: 10000000 
Res sign: x 
Res mantissa: XXXXXXXXXXXJouutxuxxxxx 
Res exponent: lO(X;UXXX 
Rounding Mode: 00 Clear: I 
NAN: x INF: x OVH .. : x UNFL x INEXACT: x 
250 clock: 1 
A sign: 0 
A mantissa: ()(X)()()()()(} 
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A exponent: 1 I I (X)() I I 
13 sign: 0 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 10000000 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res expom::nt: xxxxxxx~" 
Rounding Mode: 00 Clear: 1 
NAt'\': x lNF: x OVFL: x UNFL: x lNEXACr: x 
****************** Pos x Pos I neg +neg exp ************ 
300 clock: 0 
A sign: 0 
A mantissa: I()()()(XJ()()() 
A exponent: 11100 111 
B sign: 0 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 10000000 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxx:{ 
Rounding Mode: 00 Clear: 1 
NAt"l: x lNF: x OYFL: x UNFL: x INEXACT: x 
350 clock: 1 
A sign: 0 
A mantissa: 1()()()(XJ()()() 
A exponent: 11100111 
B sign: 0 
B mantissa : OOOOOOOOOOOOOOO 
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B exponent: 10000000 
Rcssign: x 
Res mantissa: XXXXXXXJUlXXX)(;I{XXXXXXXXX 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x INF: x OVFL: x UNFL: x INEXACT: x 
........ * ... u·· . .. Positive (Norm) X Positive (Unnorm) .... ** ... u ... " ... 
400 clock: 0 
A sign: 0 
A mantissa: {X)()()()()()(X 
A exponent: (X)()()() 1 II 
B sign: 0 
B mantissa: {X)()()()()()(X 
Bexponent: (X)O()()111 
Res sign: x 
Res mantissa: XXXlUlXXxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
NAN: x INF: x OVFL: x UNFL x INEXACT: x 
450 clock: I 
A sign:O 
A mantissa: {X)()()()()()(X 
A exponent: 00000111 
B sign: 0 
B mantissa: {X)()()()()()(X 
8 exponent: 00000111 
Res sign: x 
Res mantissa: xxxxxXXXXXXXXXlUlXXlUOIXX 
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Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x INI': x OVFL: x UNFL: x INEXACT: x 
****************Positive X Positive (Unnonn) **************** 
500 dock: 0 
A sign: 0 
A mantissa: 0ClQ00000000000 
A exponent: 00000001 
B sign: 0 
B manti~sa: 1000000000000000 
B exponent: OOOOOOOO 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
NA,'\: x [NF" x OVFL: x UNFL: x INEXACT: x 
550 clock: 1 
A sign: 0 
A mantissa: 0ClQ00000000000 
A exponent: 00000001 
B sign: 0 
B mantissa: lOOOOOOOO<XXJ()(X)()()() 
R exponent: OOOOOOOO 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
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NAN: x INF: x OVA.-: x UNFL: x INEXACT: x 
*"'* ....... ****** ••• * Negative X Positive .** •••••••••••• ** •• 
600 clock : 0 
A sign: 0 
A mantissa: \()()()()(X)()() 
A exponent: ()()()()()(XlO 
B sign: 0 
B mantissa: 1{)()()()(X)()() 
Bexponent: ()()()(X)()(X) 
Res sign: x 
R es mantissa: XXXXXXXXXXXXlUlXXXXXXXXX 
Resexponenl: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x INF: x OVFL: x UNFL: x INEXACT: x 
650 clock: I 
A sign: 0 
A mantissa: \()()()()(X)()() 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: \()()()()(X)()() 
B exponent: OOOOOOOO 
Res sign: x 
R es mantissa: XXXXXlUXXXXXXXXXXX:UUUX 
Res exponent: JUxxxxxx 
Rounding Mode: 00 Clear: 1 
NAN : x INF: x OVFL: x UNFL : x INEXACT: x 
652 clock: I 
255 
A sign: 0 
A mantissa: 1 <XlCI<XXXX)()(X 
A exponent: ()(}()()()()(X) 
B sign: 0 
B mantissa: 1 <XlCI<XXXX)()(X 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: 0IXJ0()()()(XXl 
Res exponent: 1 (X)(){)()() J 
Rounding Mode: 00 Clear: 1 
NAN: 0 rNF: 0 OVFL: 0 UNFL: 0 rNEXACT: 0 
*********** ............ * Kegative X Negative (underflow) ** ...... *************** 
700 clock: 0 
A sign: 1 
A mantissa: 00000010001000100000000 
A exponent: 00000011 
B sign: 0 
B Illantissa: ()()()()()(}(X) 
B exponent : 00000011 
Res sign: 0 
Res Illantissa: ()()()()()(}(X) 
Res exponent: JOOOOOOI 
Rounding Mode: 00 Clear: 1 
NAN: 0 rNF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
750 clock: 1 
r\sign: 1 
A manlissa: OOOOOOIOOOI000JOOOOOOOO 
A exponent: ()()()()(X)J 1 
256 
B sign: 0 
B mantissa: ()(X)()()()()() 
B t,':xponent: 0000001\ 
Res sign: 0 
Res mantissa: OOOOOOOOOOOOOOO 
Rescxponent: 10000001 
Rounding Mode: 00 Clear: I 
NAN: 0 lNF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
752 clock: I 
Asign : 1 
A mantissa: 00000010001000100000000 
A cJ\ponent: 00000011 
B sign: 0 
B mantissa: ()(X)()()()()() 
B exponent: 00000o 11 
Res sign: 0 
Res mantissa: OOOOOOOOOOOOOOO 
Res exponent: 11100011 
Rounding Mode: 00 Clear: 1 
NAN: 0 lNF: 0 OYFL: 0 UNFL: 0 INEXACT: 0 
...... ** ..... *."'*."'**'" Negative x Positive ********* .... ******** 
800 clock: 0 
A sign: 1 
A mantissa: 0000000000000010(0)0001 
A exponent: 00000o II 
B sign: I 
B mantissa: 00000o 10001 000 I OOOOOOOO 
B exponent: 00000011 
257 
Res sign: 0 
Res mant issa : CMXXlOOOOOOOOOO 
Res exponent : 11100011 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
850 d ock: I 
A sign: 1 
A mantissa: 00000000000000100010001 
A exponent: 00000011 
B ~ign: 1 
B mantissa: 00000010001000100000000 
B exponent : 0000001 1 
Res sign: 0 
Res mantissa: CMXXlOOOOOOOOOO 
Res e xponent: 11 10001 1 
Rounding Mode: 00 Clear: 1 
NAN: 0 L'JF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
852 dock: 1 
A sign: 1 
A mantissa: 000000000000001000 10001 
A exponent: 00000011 
Bsign: I 
B mantissa: OOOOOOlOOOIOOOIOlXX)()()(X) 
B e;o;ponent: 0000001 1 
Res sign : 0 
Res mant issa: I()(){)()()()()( 
Res exponent: 11100111 
Rounding Mode: 00 Clear: I 
258 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 fNEXACT: 0 
............ **********.**.** •• ** 2"2,,,4 *********."'''' .... ''''''.**** •• 
900 clock: 0 
A sign: 0 
A mantissa: ()()()(X)(X)()(1(X)()1()(XXX)()()() 
A exponent: IOOOIOClO 
B sign: I 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 00000111 
Res sign: 0 
Res mantissa: 1()(X)()()()()() 
Res exponent: [IIDO]l] 
Rounding Mode: 00 Clear: J 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
950 clock: I 
A sign: 0 
A mantissa: ()()()()()(X)() I 000 I ()()()()()()(X) 
A exponent: I (X)() 1000 
Bsign: [ 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 00000 111 
Res sign: 0 
Res mantissa: I()(X)()()()()() 
Res exponent: 11100 I II 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
952 clock: I 
259 
A sign: 0 
A mantissa: ()()()()()()()(1(XX)lOOOOOOOO 
A eXfXlnent: 10001000 
B sign: 1 
B mantissa: ()()()()()()()( 
B eXfXlnent: 00000111 
Rcs sign: 0 
Res mantissa: ()()()()()()()( 
Res exponcnt: 00001000 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL 0 INEXACT: 0 
tttttt************* Negative x Negative ******************* 
1000 clock: 0 
A sign: 0 
A mantissa: ()()()()()()()( 
A exponent: 10001000 
B sign: I 
B mantissa: ()()(X}()()()() 
B exponent: [0111100 
Res sign: 0 
Res mantissa: OIX.X)()(){)()( 
Res exponent: OOOOIO<XJ 
Rounding Mode: 00 Clear: I 
NAN: 0 INF 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1050 clock: 1 
A sign: 0 
A mantissa: OOOOOOOOOOO(XX)(lOOOOOOOO 
A exponent: 10001000 
260 
8 sign: 1 
B mantissa: {)()()(J()()(X) 
B exponent: 10111100 
Res sign:O 
Res mantissa: {)()()(J()()(X) 
Res exponent: 00001000 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL" 0 INEXACT: 0 
1052 clock: I 
A sign: 0 
A mantissa: {)()()(J()()(X) 
A exponent: 10001000 
B sign: I 
8 mantissa: ()()()(J()()(X) 
8 exponent: 10 1111 00 
Res sign: 0 
Res mantissa: )()(X)()(j(X)()( 
Res exponent: 00000001 
Rounding Mode: 00 Clear: I 
NAN: 0 lNF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
*** ...... ****** ....... Derror)( Denonn .......... ,. ........... . 
1100 clock: 0 
A sign: I 
A mantissa: {)()()(J()()(X) 
A exponent: 10111100 
B sign: 1 
B mantissa: {)()()(J()()(X) 
B exponent: 10111100 
261 
Res sign: 0 
Res mantissa: 1()()()()()(X){) 
Res exponent: 00000001 
Rounding Mode: 00 Clear: 1 
NAN: 0 INfo: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1150 clock: 1 
A sign: 1 
A mantissa: ()()()()(}()Q() 
A exponent: 10111100 
Bsign: 1 
B mantissa: ()()()()(}()Q() 
Bexponent: 101 11100 
Res sign: 0 
Res mantissa: 1 ()(XX)()()(X)() 
Res exponent: 00000001 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1152 clock: I 
A sign: 1 
A mantissa: ()()()()(}()Q() 
A exponent: 10111100 
8 sign: I 
1:1 mantissa: ()()()()(}()Q() 
B exponent: 101 11100 
R!': s sign: 0 
Res mantissa: ()()()()(}()Q() 
Res eXlXlnenl: ()()()(X)()()1 
Rounding Mode: 00 Clear: I 
262 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
.. ·······*······,.·lnfx pos .••••.•.•••..•• 
1200 clock: 0 
A sign: 0 
A mantissa: 00 I ()()()()(){)()( 
A exponent: CXXX10000 
B sign: 0 
B mantissa: OOI()()()()(){)()( 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: ()(X)()(){)()() 
Res exponent: OOOCIOOO I 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL 0 INEXACf: 0 
1250 clock: 1 
A sign: 0 
A mantissa: OOI()()()()(){)()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: OQI()()()()(){)()( 
B exponent: OOOOOOOO 
Res sign : 0 
Res mantissa: ()(X)()(){)()() 
Res exponent: 00<Xl0001 
Rounding Mode: 00 Clear: J 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1252 clock: I 
263 
A sign: 0 
A mantissa: 00 I OOOOOOOOOOOOOOO 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: 001000000000000000 
B exponent: OOOOOOOO 
Res sign : I 
Res mantissa: 0000001 0001 000 I ()()()()()()(X) 
Res exponent: OOOOOOOO 
Rounding Mode: 00 Clear: 1 
NAN: 0 U~F: 0 OVFL: 0 UNFL 0 L,\;EXACT; 0 
1300 d ock: 0 
A sign: 0 
A mantissa: {)()(X)()()()() I (x)()() 
A exponent: 11111111 
B sign: 0 
B mantissa: {)()(X)()()()() I 0000 
B exponent: 10000000 
Res sign: I 
Res mantissa: 00000010001000100000000 
Res exponent : OOOOOOOO 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 U~EXAcr: 0 
1350 clock: I 
A sign: 0 
A mantissa: {)()(X)()()()() I 0000 
Ae"ponent: 111 11111 
B sign: 0 
B mantissa: {]()()()(X)()O( I 0000 
264 
B exponent: 10Cl0IXXl0 
Res sign: I 
Res mantissa: ()()(x)ooIOOOlOOOl()()()(X)()()() 
Res exponent: 0fX)()(X)()() 
Rounding Mode: DO Clear: 1 
NAN: 0 L,\,F 0 OVFL: 0 UNFL" 0 INEXACT: 0 
1352 clock: J 
A sign: 0 
A mantissa: ()()()()()()()( I OOOU 
A exponent: 1111 111 1 
B sign: 0 
B mantissa: ()()()()()()()(lOOOO 
B exponent: 10000000 
Res sign: I 
Res mantissa: 00000001000100100001000 
Res exponent: 00000100 
Rounding Mode: 00 Clear: 1 
NAN : 0 lNF 0 OVFL: 0 UNFL: 0 INEXACT: I 
\400 clock: 0 
A sign: 0 
A mantissa: 10000010001000100010001 
A exponent: 11111111 
B sign: 0 
B mantissa: 00000010001000100010001 
8 exponent: 10000000 
Res sign: I 
Res mantissa: 00000001000100100001000 
Rescxponent: 00000100 
Rounding Mock:: 00 Clear: I 
265 
NA.I\: 0 mF: 0 OVFL: 0 UNR~: 0 INEXACT: I 
1450 clock: I 
A sign: 0 
A mantissa: 10000010001000100010001 
A exponent: IIIII II! 
B sign: 0 
B mantissa: 00000010001000100010001 
B exponent: I()()(XX)()() 
Res sign: I 
Res mantissa: 00000001000100100001000 
Res exponent: 00000 100 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF 0 OVFL: 0 UNFL: 0 INEXACT: 1 
1452 clock: I 
A sign: 0 
A mantissa: 10000010001000100010001 
A exponent: I I IIIII I 
B sign: 0 
B mantissa: 00000010001000100010001 
B exponent : 10000000 
Res sign: 0 
Res mantissa: 00000000001000 I ()()(X)O()()() 
Res exponent: 10001000 
Rounding Mcxli.::: 00 Clear: 1 
NAN; 0 INF" 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1500 clock: 0 
A sign: 0 
266 
A mantissa: (X)()()()(X)()( 
A exponent: ()()()()(XX)(J 
B sign: 0 
13 mantissa: (X)()()()(X)()( 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: ()()(J()()(X)() I 000100000000 
Res exponent: 10lK)]OOO 
Rounding Mode : 00 Clear: J 
NAN: 0 LNF 0 OYFL: 0 UNFL: 0 INEXACT: 0 
1550 clock : I 
A sign: 0 
A mantissa: ()()()(){)()()( 
A exponent: 000<Xl000 
B sign: 0 
B mantissa: ()()()(){)()()( 
B expon!;.':nt: OOOOOOOO 
Res sign: 0 
Res mantissa: 00000000001000100000000 
Res exponent: 10001000 
Rounding Mode: 00 Clear: 1 
NAN: 0 TNF: 0 OVFL: 0 UNFL · 0 TNEXACT: 0 
1552 clock: 1 
Asign: 0 
A mantissa: ()()()(){)()()( 
A exponent: OOOOOOOO 
B sign:O 
B mantissa: OQOOOOOOOOOOOOO 
B c}\ponent: OOOOOOOO 
267 
Res sign: 1 
Res mantissa: ()()()()()(}()OI 
Res exponent: 10111100 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF" 0 OVFL: 0 UNFL: 0 INEXACT: 1 
1600 clock: 0 
Asign: 0 
A mantissa: ()()()()O(X)()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: ()()()()O(X)()( 
B exponent: OOOOOOOO 
Res sign : I 
Res mantissa: ()()()()()(}()O I 
Res exponent: 101 11100 
Rounding Mode: 00 Clear: I 
NAN: 0 INF 0 OVFL: 0 UNFL: 0 INEXACT: 1 
1650 clock: I 
A sign: 0 
A mantissa: ()()()()O(X)()( 
A exponent: ()()()()()(XX) 
B sign: 0 
B mantissa: ()()()()O(X)()( 
B exponent: ()()()(X)(l()() 
Res sign: I 
Res mantissa: ()()(x)(){)()()1 
Res exponent: 10111100 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT I 
268 
1652 clock: 1 
A sign: 0 
A mantissa: ()()()()()()()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: (X)()O(X)(X)(l( 
B exponent: OOOOOOOO 
Rcssign: 1 
Res mantissa: (X)()O(X)(X)(l( 
Res eX!XInent: JOIIIIO] 
Rounding Mode: 00 Clear: I 
NAN: 0 [NF: 0 OVFL: 0 llNFL: 0 INEXACf: I 
1700 clock: 0 
A sign: 0 
A mantissa: (X)()O(X)(X)(l( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: (X)()O(X)(X)(l( 
B exponent: OOOOOOOO 
Res sign: 1 
Res mantissa: (X)()()()()(X)( 
Res exponent: 1011l!OI 
Rounding Mode: 00 Clear: I 
NAN: 0 fi\'F: 0 OVFL: 0 UNFL" 0 INEXACT: I 
1750 clock: 1 
A sign: 0 
A mantissa: (X)()O(X)(X)(l( 
A exponent: ()()()(X)()()() 
269 
B sign: O 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: OOOOOOOO 
Res sign : 1 
Res mantissa: OOOOOOOOOOOOOOO 
Res exponent: 10111101 
Rounding .\1ode: 00 Clear: 1 
NAN: 0 INfo: 0 OVFL: 0 UNFL: 0 I1\EXACT: 1 
1752 clock: 1 
A sign: 0 
A mantissa: OOOOOOOOOOOOOOO 
A expom:nt: OO()()(X)()() 
B sign: 0 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: (}()()(X){){)() 
Res sign: 0 
Res mantissa: 01000000000000000 
Res ex.ponent: (){)()(X)()()() 
Rounding Modt:: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1800 clm.:k: 0 
A sign: 0 
A mantissa: OOOOOOOOOOOOOOO 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: ()()()()(X)(l() 
Res sign: 0 
Res mantissa: 0 I OOOOOOOOOOOOOOO 
270 
Res exponent: OOOOOOOO 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1850 clock: I 
A sign: 0 
A mantissa: ()()()()(XJ()() 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: ()()()()(XJ()() 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: 01000000000000000 
Res exponent: OOOOOOOO 
Rounding Mode: 00 Clear: 1 
NAN: 0 INf' 0 OVFL: 0 UNfL" 0 INEXACT: 0 
1852 clock: I 
A sign: 0 
A mantissa: ()()()()(XJ()() 
A exponent: OOOOOOOO 
Bsign:O 
B mantissa: ()()()()(XJ()() 
B exponent: OOOOOOOO 
Ress ign:O 
Res mantissa: (X)()()(j()()()]OOOO 
Res exponent: 1[ 111 111 
Rounding Mode: 00 Clear: I 
NAN: I INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
271 
1900 clock : 0 
A sign: 0 
A mantissa: ()()(J()()()()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: ()()(J()()()()( 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: (}()()()()()(X) I 0000 
Res exponent: 111111 11 
Rounding Mode: 00 Clear: I 
NAN: 1 INF: 0 OVFL: 0 UNFL: 0 lNEXACT: 0 
1950 clock: 1 
A sign: 0 
A mantissa: ()(X)()()(X){)( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: ()(X)()()(X){)( 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: (}()()()()()()(10000 
Res exponent: 11111 111 
Rounding Mode: 00 Clear: 1 
NAN: 1 lNF: 0 OVFL: 0 UNFL 0 INEXACT: 0 
1952 clock: J 
A sign: 0 
A mantissa: ()()(J()(X)()() 
A exponent: OOOOOOOO 
B sign : 0 
272 
B mantissa: ()()(){)(X)(X)( 
B exponent: 0Ci000000 
Res sign: 0 
Res mantissa: 10000010001000100010001 
Rcscxpont:nt: I lllllll 
Rounding Mode: 00 Clear: 1 
NAN: I INfo: 0 OVFL: 0 UNFL: 0 INEXACT 0 
L79 "addcrtst.v : Sfinish at simulation time 2<XlO 
6 warnings 
13294 simulation events + 2478 accderated events + 4918 timing check events 
CPU time: 0.6 sees to compile + 1.1 sees 10 link + 1.5 sees in simulation 
End ufVERTLOG-XL 1.8 Sep 18, 1994 01:47:37 
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VERlLOG-XL 1.8 log file created Sep J8, 1994 01 :43:49 
VERILOG-XL].8 Sep 18. 1994 01 :43:49 
'" Copyright Cadence Design Systems, Inc. 1985, 1988. 
,. All Rights Reserved. L icensed Software . 
.. Confidential and proprietary information which is the '" 
.. property of Cadence Design Systems, Inc. '" 
'" For technical assistance please contact the Cadence ,. 
.. Response Center at J-800-CADENC2 or send email to 
'" crc_cuSiomers@cadence.com 
.. For more information on Cadence's Vcrilog-XL product 
'" line send email tOlalkverilog@cadence.com * 
Compiling source file "mplertsLv" 
Compiling source file "shiftsel.v'· 
Compiling source file "encoder.v" 
Compiling source file "rounder. v" 
Compiling source file "veheek.v" 
Compiling source file "mansel.v" 
Compiling source file '"mulclnup.v" 
Compiling source file "fpmpJier.v" 
Scanning library directory "/tmp_mntllocaVepochlmodelslcmoslvcrilog" 
Highest level modules: 
mplcrtst 
Type? for help 
275 
Cl> 
**********,. ** ... ************* 2x2=4 **********"'* ..... ** ...... *"' ...... 
o clock: 0 
A sign: x 
A mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
A eXfXlnent: xxxxxxxx 
B sign: x 
B mantissa: XJOIXXXXXXXXXXxxxxxxxxxx 
B exponent: xxxxxxxx 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: XXXXX)(XX 
Rounding Mode: xx Clear: x 
NAN: x LNf: x OVFL: x UNFL: x INEXACT: x 
50 clock: I 
A sign: x 
A mantissa: xxxxx.x:xxxxxxxxxx:u.xxxxx 
A exponent: xxxxxxxx 
B sign: x 
B mantissa: XXXXItXXXXXXXXXXXXXXXxxx 
B exponent: xxxxxxxx 
Rcssign: x 
Res mantissa: xxxxxxxxxxxxxxx.xxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: xx Clear: x 
NAJ~: x INF: x OVR: )( UNFL: x INEXACT: x 
********** Positive X Positive (Nonnalized) lpos + pos exp **** ....... *** .. 
276 
100 clock: 0 
A sign: 0 
A mantissa: {)()()()()()()( 
A exponent: 10000000 
B sign: 0 
B mantissa: {)()()()()()()( 
B exponent: 10000000 
Res sign: x 
Res mantissa: Xx.xxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: J 
NAN: x INF: x OYFL: x UNFL: x INEXACT: x 
150 clock: [ 
A sign: 0 
A mantissa: {)()()()()()()( 
A exponent: ]0000000 
B sign: 0 
R mantissa: {)()()()()()()( 
B exponent: J(XXXX>OO 
Res sign: x 
Res mantissa: XXXXXXXXXXXXX)lXXXXXXXXX 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
NAN: x [NF: x OVFL: x UNFL" x INEXACT: x 
200 clock: 0 
A sign: 0 
A mantissa: {)()()()()()()( 
A exponent: J ]100011 
B sign: 0 
277 
B mantissa: ()()()()()(){)( 
B exponent: 10000000 
Rl:ss ign: x 
Res mantissa: xxxxxxxxxxxxuuxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
NAN: x INF x OVFI.: x UNFL: x INEXACT: x 
250 clock: 1 
A sign: 0 
A mantissa: ClOOOOOOOOOOOOO 
A exponent: 11100011 
B sign: 0 
B mantissa: ClOOOOOOOOOOOOO 
B exponent: 10000000 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
NAN: x INF: x OVFL: x UNFL: x INEXACT: x 
****************** Pos x Pos I neg +neg exp ************ 
300 clock: 0 
A sign: 0 
A mantissa: 1000Q00000000000 
A exponent: 11100111 
B sign: 0 
B mantissa: ()()()()()(){)( 
B exponent: 1{)()(X)()()() 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxx:uxxxxux 
Rese:o;ponent: xxxxxxxx 
Rounding Mode: 00 Clear: 1 
N AN: x INF: x OYFL: x UNFL: x INEXACT: x 
350 clock: 1 
A sign: 0 
A mantissa: 1000000000000000 
A exponent: 11100111 
B sign: 0 
B mantissa: (XX)()()()()()( 
B exponent: 10000000 
Res sign: x 
Res mantissa: xxxxxxxxxx:uxxxxxxxx:ux 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x INF: x OVFL: x UNFL x INEXACT: x 
****************Positive (Norm) X Positive (Unnorm) *** •• ************ 
400 clock: 0 
A sign:O 
A mantissa: (XX)()()()()()( 
A exponent: 00000111 
B sign: 0 
B mantissa: (XX)()()()()()( 
B exponent: 00000 I J 1 
Res sign: x 
Res mantissa: xJtXxxxxxxxxxxxxxxxxxxxx 
Res exponent: XXXJlXXXX 
Rounding Mode: 00 Clear: J 
279 
NAN : x lJ\'F x OVFL: x VNFL: x IJ'o,'EXACT: x 
450 clock: I 
A sign: 0 
A mantissa: {)()()()(XX)()( 
A exponent : 00000 [ II 
13 sign: 0 
B mantissa: ()()()()(XX)()( 
B exponent: 00000111 
Res sign: x 
Res mantissa: xxxxXXJ[xxxxxxxxxxxxxxxx 
Res exponent: XXXXXXX)( 
Rounding Mode: 00 Clear: I 
NAN: )( INF: x OVFL: x UNFL: x INEXACT: x 
***U********U*Positive X Positive (Unnonn) **************** 
500 clock: 0 
A sign: 0 
A mantissa: ()()()()()()()(()()(X)()()O()( 
A exponent: I{)(X)()()()I 
B sign: 0 
B mantissa: tOOOQOOOO()(X)() 
B exponent: {)(X)()()() 1 0 
Res sign: x 
Res mantissa: XXXXJ[XJ[XJ[XXJ[XXXXXXXXXXX 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: )( INF: )( OVFL: x UNFL: x INEXACT: x 
280 
550 clock: I 
A sign: 0 
A mantissa: ()()()()()()()O 
A exponent : 10000001 
B sign: 0 
B mantissa : 1()()OCl()(XX)() 
B exponent: 00000010 
Res sign: x 
Res mantissa: xxxxxxxxxxx.xxxx;I;xxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN : x INF: x OVFL: x UNFL: x INEXACT: x 
**************"**** Negative X Positive 
600 clock: 0 
A sign : 0 
A mantissa: 1()()(X)()(X){)( 
A exponent : 00000010 
B sign: 0 
B mantissa: 1000000000000000 
B exponent: ICXXlOOOO 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxXXXXXJ(X 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x INF: x OVrL: x UNFL x INEXACT: x 
650 clock: 1 
A sign: 0 
A mantissa: 1000000000000000 
2'1 
A exponent: 0<Xl0001O 
B sign: 0 
B mantissa: 1()()()(}(X)()() 
B exponent: HX)OO()()O 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: I 
NAN: x INF: x OVFL: x UNFL: x INEXACT: x 
****************** Negative X Negative (underflow) ******************* * 
700 clock : 0 
A sign: I 
A mantissa: OOOOOOlOOOlOOO lCX)()(l()()()() 
A exponent: ()(X)()()() 1 1 
B sign : 0 
B mantissa: ()()()(X}()()() 
B exponent: HXXX>OO] 
Res sign: x 
Res mantissa: xxxxxxxxxxxxxxxxxxxxxxx 
Res exponent: xxxxxxxx 
Rounding Mode: 00 Clear: J 
NAN: x lNF: x OVFL: x UNFL: x INEXACT: x 
750 clock: I 
A sign: 1 
A mantissa: 00000010001000]00000000 
A exponent: 00000011 
B sign: 0 
B mantissa: ()()()(X}()()() 
282 
B exponent: 10000001 
Res sign: x 
Res mantissa: XllXXXX)O;;XXlUXXXXXXxxxxx 
Resexponcnl: xxxxxxxx 
Rounding Mode: 00 Clear: I 
f'AN: x INF: x OVFL: x UNFL: x ll\'EXACT: x 
752 clock: I 
A sign: I 
A mantissa: 00000010001000[00000000 
A exponent: (XXXXXH 1 
8 sign: 0 
B mantissa: {)()()()(X)()() 
B exponent: 10000001 
Res sign: 0 
Res mantissa: ()()()()(X)()() 
Resexponent: 10000001 
Rounding Mode: 00 Clear: I 
KAi\: 0 INF: 0 OVFL: 0 UNFL 0 L'lEXACT: 0 
••••••••••••• *****. Negative x Positive ................... . 
800 clock: 0 
A sign: [ 
A mantissa: 00000000000000100010001 
A exponent: 01000011 
B sign: I 
B mantissa: 00000o lQOO I OOOI()()(X)()(j()() 
8 cJlponent: 01000011 
Res sign: 0 
Res mantissa: {)()()()(X)()() 
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Res exponent: 10000001 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
R50 clock : 1 
A sign: 1 
A mantissa: (x)()()()(x)()(]OOO]OOOI 
A exponent: 01(XXX)J 1 
B sign : 1 
B manti ssa: O<XlOOO I!XXllOOOlOOOOOOOO 
B exponent: 01000011 
Res sign: 0 
Res mantissa: OOX>OOOOOOQ()() 
Res exponent: 10000001 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
852 clock: 1 
A sign: 1 
A mantissa: (X)()()()(X)()( 1 000 1 ()(X) 1 
A exponent: 01000011 
B sign: I 
B mantissa: ()()(X)()Ol()(X)1()(X)100000000 
B exponent: 0100001 1 
Res sign: 0 
Res mantissa: OOX>OOOOOOQ()() 
Res exponent: 11100100 
Rounding Mode: 00 Ck ar: ! 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
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***** ***** ***** ****" ******* 2x2=4 .. .. ****** .... ***** ********* 
900 dock: 0 
A sign: 0 
A mantissa: 00000000001000100000000 
A exponent: [0001000 
B sign: I 
8 mantissa: ()()(X)(X)()()( 
B exponent: 0Cl0001 J I 
Res sign : 0 
Res mantissa: ()()(X)(X)()()( 
Res exponent: 11100100 
Rounding Mode: 00 Clear: I 
NAN: 0 lNF 0 OVFL: 0 UNFL" 0 L'IEXACT: 0 
950 clock: I 
A sign: 0 
A mantissa: 00000000001000100000000 
A exponent: 10001000 
13 sign: 1 
B mantissa: ()()(X)(X)()()( 
B exponent: ()()()()()II] 
Res sign: 0 
Res mantissa: ()()(X)(X)()()( 
Res exponent: 11100100 
Rounding Mode: 00 Clear: I 
NAN: 0 lNF: 0 OYFL: 0 UNFL: 0 L,\'EXACT: 0 
952 clock: 1 
A sign: 0 
A mantissa: 00000000001000100000000 
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A exponent: 1 ()(X) 1 000 
B sign: 1 
8 mantissa: ()()(J()()()()( 
B exponent: 00000111 
Res sign: 0 
Res mantissa: 1 ()(}()()()()()( 
Res exponent: 11101000 
Rounding Mode: 00 Clear: 1 
NAN: 0 ~F: 0 OVFL: 0 UNFL 0 INEXACT: 0 
I()(X) clock: 0 
A sign: 0 
A mantissa: {)()(J()()()()( 
A exponent: 1 ()(X) 1000 
B sign: 1 
B mantissa: {)()(J()()()()( 
8 exponent: 10 111100 
Res sign: 0 
Res mantissa: 1 ()(}()()()()()( 
Res exponent: 11 10 1000 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACr: 0 
1050 clock: 1 
A sign: 0 
A mantissa: {)()(J()()()()( 
A exponent: ](XXIlOOO 
B sign : 1 
B mantissa: ()()()()()(){)( 
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Bexponent: 10111100 
Res sign: 0 
Res mantissa: 1000000000000000 
Res exponent: 11101000 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1052 clock: I 
A sign: 0 
A mantissa: (X)()()()()()() 
A exponent: )0001000 
B sign: I 
B mantissa: (X)()()()()()() 
B exponent: 10111 100 
Res sign: 0 
Res mantissa: ()(XX)(X)()()() 
Res exponent: OOOOOOOO 
Rounding Mode: 00 Clear: I 
NAN: 0 lNF: 0 OVFL: 0 UNFL: I INEXACr: 0 
******************* Denor x Denonn ************ ****** 
1100 clock: 0 
A sign: [ 
A mantissa: (X)()()()()()() 
A exponent: 10111100 
B sign: 1 
B mantissa: (X)()()()()()() 
B exponent: 10111 100 
Res sign: 0 
Res mantissa: (X)()()()()()() 
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Res exponent: OOOOOOOO 
Rounding Mode: 00 Clear: 1 
XAN: 0 INF: 0 OVFL: 0 UNFL: 1 INEXACT: 0 
1150 clock: 1 
A sign: 1 
A mantissa: OOOOOOOOOOOOOOO 
A exponent: 10111100 
B sign: I 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 10111100 
Res sign: 0 
Res mantissa: OOOOOOOOOOOOOOO 
Res exponent: OOOOOOOO 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF " 0 OVFl..: 0 UNFL I fNEXACT: 0 
1152 clock: 1 
A sign: 1 
A mantissa: OOOOOOOOOOOOOOO 
A exponent: 10111100 
Bsign : 1 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: 10111100 
Res sign: 0 
Res mantissa: J QOOOOOOOOOO()() 
Res exponent: 00000 1 00 
Rounding Mode: 00 Clear: I 
NAN: 0 INfo: 0 OYFL: 0 UNfV 0 ll\-EXACT: 0 
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... *******"'* •• ·.··lnfx pos ••••• "' ......... . 
1200 clock: 0 
A sign: 0 
A mantissa: 00 I ()()O()()()(X)O 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: OOQOOOOOOOOOOOC 
B exponent: 10000lOOO 
Res sign: 0 
Res mantissa: JOOOOOQOOOOOOOOO 
Res exponent: ()()()(X) 100 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF 0 OYFL: 0 UNFL" 0 INEXACT: 0 
1250 clock: 1 
A sign: 0 
A mantissa: OO\()()O()()()(X)O 
A exponent: OOOOOOOO 
B sign:O 
B mantissa: OOQOOOOOOOOOOOC 
B exponent: lO(XlJOOO 
Res sign: 0 
Res mantissa: lOOOOOQOOOOOOOOO 
Res exponent: 00000100 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1252 clock: 1 
A sign: 0 
A mantissa: OOI()()O()()()(X)O 
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A exponent: OOOOOOOO 
Bsign: 0 
B mantissa: ()()(X)()()()() 
B exponent: 10001000 
Res sign: 0 
Res mantissa: 001()(}()()(X)(X)( 
Res exponent: 00000101 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF' I OVFL: 0 USFL: 0 INEXACT: I 
1300 clock: 0 
A sign: 0 
A mantissa: ()()(}()(X)O()(IOOOO 
A exponent: 11111111 
B sign: 0 
B mantissa: ()()(}()(X)O()(10000 
B exponent: 10000000 
Res sign: 0 
Res mantissa: 001000000000000000 
Res exponent: 00000101 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: I OVFL: 0 UNFL: 0 INEXACT: I 
1350 clock: I 
A sign: 0 
A mantissa : 0000Cl()()()()(10000 
A exponent: IIIII!I! 
Bsign: 0 
B mantissa: {)()(X)()()()() 1 0000 
B exponent: 10000000 
Res sign: 0 
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Res mantissa: OOllXXXX)()()()(X) 
Res exponent: OOClOOJOl 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 1 OVFL: 0 UNFL: 0 INEXACT: I 
1352 clock: 1 
A sign: 0 
A mantissa: ()()()()()()(X)lD<XlO 
A exponent : 1l lIlll l 
B sign: 0 
B mantissa: {)()()()()()()(lOOOO 
B exponent: 10000000 
Res sign: 1 
Res mantissa: 00000010001000100000000 
Res exponent: (X)()()() [01 
Rounding Mode: DO Clear: I 
NAN: 0 INF ' 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1400 clock: 0 
A sign: 0 
A mantissa: 1000001000[000100010001 
A exponent : J J J 11 101 
B sign: 0 
B mantissa: 00000010001000100010001 
B exponent: 1 ()(X)()OO() 
Res sign: I 
Res mantissa: 00000010001000100000000 
Res exponent: 00000101 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
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1450 clock: 1 
A sign: 0 
A mantissa: 10000010001000100010001 
A exponent: 11111 101 
B sign: 0 
B mantissa: 000000\0001000100010001 
B exponent: 10000000 
Res sign : 1 
Res mantissa: OOOO<XllOOOlOOOlOOOOOOOO 
Res exponent: 00000101 
Rounding Mode: 00 Clear: 1 
NAN: 0 .NF: 0 OYFL: 0 UNFL: 0 INEXACT: 0 
1452 clock: 1 
A sign: 0 
A mantissa: 10000010001000100010001 
A exponent: 11111 JO J 
B sign : O 
B mantissa: ()(X){)()()\OOOJOOO J 0001 0001 
B exponent: I(){)(XX)()() 
Res sign: 0 
Res mantissa: {)(XX)()()IOOOloolOOOOlool l 
Res exponent: 0000011\ 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 1 
1500 clock: 0 
A sign : 0 
A mantissa: ()(){)(X)(X)()( 
A exponent: OOOOOOOO 
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B sign: 0 
B mantissa : ()()()()()()()( 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: 0000001000100 1000010011 
Res exponent: 00000111 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 1 
1550 clock: I 
A sign: 0 
A mantissa: OJOO()(XX)()()( 
A exponent: ()()()(){X)(X) 
B sign: 0 
B mantissa: OJOO()(XX)()()( 
B exponent: ()(}()()(X)()() 
Res sign: 0 
Res mantissa: 00000Cl 1000 100 10000 100 1 I 
Res exponent: 00000 11 1 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: I 
1552 clock: I 
A sign: 0 
A manti ssa: OJOO()(XX)()()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: 0tXl()()()()()( 
B exponent: OOOOOOOO 
Res sign: I 
Res mantissa: CXX.lOOOOOOO 1000 100000000 
Res exponent: 00010000 
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Rounding Mo(k: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1600 clock: 0 
A sign: 0 
A mantissa: ()()()()()(){)( 
A exponent: ()()()()()()()( 
B sign: 0 
B mantissa: ()()()()()(){)( 
B exponent: OOOOOOOO 
Res sign: I 
Res mantissa: OOOOOOOOOOIOOOI{)()()(X)()()O 
Res exponent: OOOlOCXXl 
Rounding Mode: 00 Clear: 1 
NAN: 0 INF: 0 OVA..: 0 UNFL: 0 INEXACT: 0 
1650 clock: 1 
A sign: 0 
A mantissa: ClOOOOOOOOOOOOO 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: ClOOOOOOOOOOOOO 
B exponent: OOOOOOOO 
Res sign : 1 
Res mantissa: 00000000001000100000000 
Res exponent: OOOlOCXXl 
Rounding Mude: 00 Clear: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1652 clock: 1 
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A sign: 0 
A mantissa: ()()()()()()(XX 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: ()()()()()()(XX 
B exponent: OOOOOOOO 
Res sign: I 
Res mantissa: ()()()()()()(XX 
Res exponent: 11000101 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OYri..: 0 UNFL: 0 INEXACT: 0 
1700 clock: 0 
A sign: 0 
A mantissa: ()()()()()()(XX 
A exponent: ()()()()()()(X) 
B sign: 0 
B mantissa: ()()()()()()(XX 
B exponent: OOOOOOOO 
Res sign: I 
Res mantissa: ()()()()()()(XX 
Res exponent: 11000101 
Rounding Mode: 00 Clear: 1 
NAN: 0 [NF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1750 clock: 1 
A sign: 0 
A mantissa: ()()()()()()(XX 
A exponent: ()(X){)()()()() 
B sign: 0 
B mantissa: ()()()()()()(XX 
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B exponent: OOOOOOOO 
Res sign: 1 
Res mantissa: ()(){)()O(XX)() 
Res exponent: 11000101 
Rounding Mode: 00 Clear: 1 
NAN: 0 ll'.'F: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1752 clock: 1 
A sign: 0 
A mantissa: ()(){)()O(XX)() 
A exponent: (){)()()()()(X) 
B sign: 0 
B mantissa: ()(){)()O(XX)() 
B exponent: ()(}(X)()(X)() 
Res sign: 0 
Res mantissa: ()(){)()()()()( 
Res exponent: I I J 11001 
Rounding Mode: 00 Clear: 1 
NAN: 0 lNF: 0 OVFL: 0 UNFL" 0 INEXACT: 0 
J800 clock: 0 
A sign: 0 
A mantissa: ()(){)()()()()( 
A exponent: ()()(XXX)(X) 
B sign: 0 
B mantissa: ()(){)()O(XX)() 
B exponent: ()()(){)(M)()() 
Res sign: 0 
Res mantissa: ()(){)()O(XX)() 
Res exponent: 1111100] 
Rounding Mode: 00 Clear: 1 
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NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1850 clock: I 
A sign: 0 
A mantissa: QOOOOOOOOOOO()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: QOOOOOOOOOOO()( 
Bexponent: ()(X)()()()()() 
Res sign: 0 
Res mantissa: QOOOOOOOOOOO()( 
Res exponent: 11111001 
Rounding Mode: 00 Clear: I 
NAN: 0 INF 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1852 clock: I 
Asign:O 
A mantissa: QOOOOOOOOOOO()( 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: QOOOOOOOOOOO()( 
B exponent: OOOOOOOO 
Rcssign: 0 
Res mantissa: QOOOOOOOOOOO()( 
Res exponent: 00000111 
Rounding Mode: 00 Clear: I 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1900 clock: 0 
A sign: 0 
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A mantissa: {)()()()()()()( 
A exponent: (K)OOOOOO 
B sign: 0 
B mantissa: ()(}()()()()(X) 
B exponent: ()()()()(XJ(X) 
Res sign: 0 
Res mantissa: OOOOOOOOOOOOOOO 
Res exponent: CXlO(X)l l l 
Rounding Mode: 00 Ckar: 1 
NAN: 0 INF: 0 OVFL: 0 UNFL: 0 INEXACT: 0 
1950 clock: 1 
A sign: 0 
A mantissa: 00000000Cl00000 
A exponent: ()()()()()()(X) 
B sign : 0 
B mantissa: 00000000Cl00000 
B exponent: OOOOOOOO 
Res sign: 0 
Res mantissa: ()(}()()()()(X) 
Res exponent: 000001 11 
Rounding Mode: 00 Ckar: I 
NAN: 0 INF: 0 OVFL: 0 l1NFL: 0 INEXACT: 0 
1952 clock: 1 
A sign: 0 
A mantissa: ()(}()()()()(X) 
A exponent: OOOOOOOO 
B sign: 0 
B mantissa: OOOOOOOOOOOOOOO 
B exponent: OOOOOOOO 
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Res sign: 0 
Res mantissa: OOOOOOOOOOOOOOO 
Res exponent: 1111 [111 
Rounding Mode: ()() Clear: I 
NAN: I INF: 0 OVFL: 1 UNFL: 0 INEXACT: 1 
Ll 14 nmplert~t.v": $finish at simulat ion time 2000 
13027 simulation events + 2387 accelerated events + 4822 liming check events 
CPU time: 0.8 sees \0 compile + 1.8 sees \0 link + 1.2 sees in simulation 
End of VERI LOG-XL 1.8 Sep 18 ,1 9940 1:43:57 
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APpENDIX H PART SPECIFICATIONS (SELECTED) 
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DATA TABLE for parI mux4 
BUFFER_SIZE = 2 
bit s = 64 
dpath_ftag = 0 
Ruleset: CDAlu2mlp 
Ruleset Version: 3.00 
Process Ve rsion : 3.00 
Process Variation : nominal 
Derating Fa(;tor: 1.000 
Voltage: 5 .0 V 
Temp: 25 C 
Switching Factor : 50'7" 
P ower consumption: 984.400uW at 10 MHz: Duty cycle IOO'lc 
Height: 65S.S00u Width: 502 .800u Area : 329585.400u 2 
Delay parameters calculated for loads from 0.216 to 0.541 pF 
Load range is detennined by module buffer-size of 2 



















Zpu (ohms) Zpd (ohms) 
1398 1539 
Propagation Delays 
I I O:JtP:Jt de:ay for 
Output Rising Output Falling 0.000 pI load 
intrinsic load depen- intrinsic I load depen-
delay dent delay delay dent delay Rising Falli ng 
(ns) (ns/pF) 
~. 1.444 1.508 
IN1 -Y 1424 1.508 
IN2- Y 1.418 1.508 
1'N3Y 
1.410 1.508 
SO-Y 1.852 1.508 
S l ·Y 1.933 1.508 
Attributes 
Name Type 'r Value 
i:1fo:-:nation 
#(N, DPFLAG, GROUP) 
(INO, IN1, IN2, IN3, SO, Sl, YJ; 
wire SO; 
wire S1 , 










GENERIC :MAP (N, DPFLAG, GROUP) 
PORT 1L'\P (INa, INl, IK2 , IN3, so , Sl, YJ; 
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(ns/pF) (ns) (ns) 
1.668 1.444 1,174 
1.668 1.424 1.186 




1.668 1.852 1.559 
1.668 1.933 I 1.273 
Description 
I 
N : integer 
DPFLAG: integer 
GROUP: string 
INO: std_logic_vector(N-1 downto 0); 
IN1: std_logic_vectonN- l downto 0); 
JK2: !ltd_logic_vectorCN-l downto 0) ; 
IN3 : std_logic_v€ctorCN-1 downto 0); 
SO: std_logic; 
81: stdJogic; 
Y: std_logic_vectorO\'-l downto 0); 
3[:9 
DATA TABLE for parI inc 
bits = 28 
dpatkftag = 0 
Ruleset: CDAlu2m l p 
Ruleset Version : 3 .00 
Process Version: 3 .00 
Process Variation: nominal 
Derating Factor: 1.000 
Voltage: 5.0 V 
Temp: 25 C 
Switching Fador: 50g 
Power consumpt ion: 2220 .17GuW at 10 :'11Hz: Duty cycle lOO'7~ 
Height: 758.200u Width: 768 .600u Area: 582752.520u 2 
Delay parametr:-fs c,llculated for loads from 0.216 to 0 .541 pF 
Load range is dete nnilled by module ?uffer-size of 2 





Output Capacitance (IF-) Zpu (Oh'11s) 
50 698 
Propagation Delays 
I Output Rising Output Falling 
1 Outpu: dela y for 
0.000 pI load 
I intrinsic load depen-I i~t ri ns i c I load depen· I d,"y I dent de lay delay dent de lay I Rising Falli ng 
I (ns) (ns/pF) (ns) (nsipF) (ns) (ns) 
INO-Y 5.773 t 0.985 I 5.204 I 1.055 I 5.773 I 5.204 
Attributes 
I Name I Type LI _ _ v_alll_' _______ D_' _"_rip'-tl_'" _ __ _ 
Verilog infonnation 
inc 
#(1\, DPFLAG, GROUP) 
(EI' ... -, INO, TC, TCBAR, Y); 
N integer 
DPFLAG : integer 
GROUP: string 
wire EN: 
wire INO!N-l OJ; 
wireTC; 
wire TCBAR; 
wire Y[N-l : OJ; 
VHDL infonnation 
me 
GENERIC:MAP (N, DPFL-\G, GROUP) 
PORT 11AP (EN, 1:\'0, TC, TCBAR, Yl ; 
N : integer 
DPFL-\G : integer 
GROUP string 
EN: std_logic; 
INO: std_lobricvector(N- l downto 0); 
TC: std_Iogic; 
TCBAR: std_Iogic; 
Y: std_logic_vector~N-l downto 0); 
DATA TABLE for part barrelleft 
BUFFER_SIZE = 4 
bits = 48 
dpath_fl ag = 0 
sels:: 6 
Ru leset: CDAlu2mlp 
Ru leset Version : 3.00 
Process Version: 3.00 
Process Variation: nominal 
Derating Factor: 1.000 
Voltage: 5.0 V 
Temp: 25 C 
Switching Factor: 50'* 
Power consum pt ion: 2220.300uW at 10 MHz: Du iy cycle 1009, 
Height: 760300u Width : 764 .600u Area : 581325.380u 2 
Delay parameters calculated for loads from 0.811 to 1.081 pF 
Loa d range is detennined by module buffer-s ize of 4 
Delay Equation: Output delay:: int rinsic + «ns/pF l " output load ) 
Inputs 
IPln Na_m_,_ +_,"P,--"_' c_'-'-P'_'_''_"_''.cI'.-eF1'------I 
~SNO _ __ L-_ _ _ 2_0_5 __ ~ ~_ 5531 
Outputs 
Propagation Delays 
Output Rising I Output delay for I Output Falling 0.000 pi load 
intrinsic load depen-
delay dent delay 
(ns) (nsJpF) 
intrinsic load depen· 1 
delay dent delay Rising Falli ng 
(ns) (nsJpFl (n5) (n5) 
INO·Y 5.831 0.781 
Soy 6 .384 0.781 
5.368 0.848 1 5.831 5.368 
5.474 0.848 6.384 5.474 
Attributes 
I Name i Type I Value 
Vcrilog information 
barrelleft 
tiCK, M, DPFLAG, GROUP) 
(IND, S, Yl; 
K: integer 
!II : integer 
DPFL>\G integer 
GROUP stri ng 
wire INO[N-l 0]; 
wire S [M-l : OJ; 
wireY[N-l :0); 
VHDL inform ation 
barrelleft 
GENERIC?<.1AP 0\, M, DPFLAG, GROUPi 
PORT MAP (! KO, S, Yl; 
K : integer 
M integer 
DPFLAG : intege r 
GROUP: string 
INO: std_logic_vcctoriK-l downto 0); 
S: std_logic_vcctor(M-l downto 0) ; 
Y sHLloglc_vector( K-l downto 0); 
Description 
DATA TABLE for part addhs 
bits"" 8 
dpath~ftag = 1 
Ruleset: CDAlu2mlp 
Ruleset Version: 3.00 
Process Version: 3.00 
Process Variation: nominal 
Derating Factor: 1.000 
Voltage: 5.0 V 
Temp: 25 C 
Switching Fador: 50'7c 
Power consumption: 816.931uW at 10 MHz: Duty cycle 100'1: 
Height: 324.200u Width: 191.650u Area: 62132.930u:2 
Delay parameters calwlated for loads from 0.216 to 0,541 pF 
Load range is detennined by module buffer-size of2 
Delay Equation: Output delay = intrinsic + ((ns/pF) ,. output loadl 
Inputs 
Outputs 






























#(N , DPFLAG, GROUP) 
(A, B, CIN, COUT, SUM); 
N: integcl 
DPFLAG : integer 
GR01.1P : string 
wire A[r\·l OJ; 
wire B[N-l : OJ; 
wi reCIN; 
wireCOUT; 












GEl\"ERIC :MAP (K, DPFLAG, GROUP) 
PORT :MAP (A, B, elK, COUT, 8U:-"1); 
!\ : integer 
DPFLAG : integer 
315 
load depen·1 I 
dent delay Rising Falling 
(ns/pF) (ns) (ns) 
1.514 2.328 2.961 
1.514 2.372 3.005 
1.514 2.474 3.107 
1.517 3.329 3.332 
1.517 3.373 3.376 




B: std_logic_vector(N-l down to 
elN: std_logic; 
COUT: std_logic; 
SUM: std_]ogic_vcctor(N-l downto 0); 
DATA TABLE for part inc 
BUFFER_SIZE = 4 
bits = 8 
dpath_flag = 0 
Ruleset: CDAlu2mlp 
Ruleset Version: 3.00 
Process Version: 3.00 
Process Variation : nominal 
Derating Factor: 1.000 
Voltage: 5.0 V 
Temp: 25 C 
Switching Factor: SOg( 
Power consumption: 207.062uW at 10 MHz: Duty cycle IOOge 
Height: 149.350u Width: 172.800u Area: 25807.680u 2 
Delay parameters calculated for loads from 0.811 to 1.081 pF 
Load range is detennined by module buffer-size of 4 










Output Rising I Output Falling 
Output delay for 
0.000 pi load 
intrinsic I load depen- I intrinsic ' load de pen-
delay dent de'ay delay dent delay 
(ns) (ns/pF) (ns) (ns/pF) 
! 
Rising I Falling 
(~s) (ns) 
EN-TC 5.382 0.652 
INO-TC 5.367 0.652 
INO-TCSAR 6.142 2.670 
EN -TCSAR 6.113 2.670 
~ 5.660 0.656 INO·y 5.689 0.656 
Attributes 
I Name I Type Value 
Veri log informat:o:l 
#(N, DPFL\G, GROUP) 
(EN, IND, Te , TCBAR, Y); 
N: integer 
DPFL\G : integer 
GROUP : string 
wire EN; 
wire IKO[N-l : OJ; 
wire TC; 
wire TCBAR; 









GENERIC :MAP (N, DPFL\G, GROlJP) 
PORT MAP (EN, IND, Te, TeBAR, Y l; 
K : integer 














GROUP : string 
EN: s td_logic; 
INO: std_loglc_vector(N-l downto 0) ; 
TC: std_Iogi c; 
TCBAR: std_logic; 
Y: stdJogicvector(N-l downto 0); 
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DATA TABLE for parI hsmul12piped_c 
A_uperand_width = 26 
BuFFER_SIZE = 6 
B_operand_width = 26 
C_operand_width = 0 
PROD_operand_width = 52 
Rulcset: CDAlu2m1p 
Ruleset Version: 3.00 
Process Version: 3.00 
Process Variation: nominal 
Derating Factor: 1.000 
Voltage: 5 .0 V 
Temp: 25 C 
Switching Fador: 500/( 
Power consumption: 38323.449uW at 10 MH7.: Duty cycle 100'7c: 
Height: 1618.700u \Vid,th : 3631.350\1 Area: 5878066.2451.1 2 
Delay parameters calculated for load s from 1.351 to 1.621 pF 
Load range is determin ed by module buffer-size of 6 




















iolci"i, I I"d depeo" 
delay dent delay 
(ns) (ns/pF) 
IL CLK-PROD 10.893 1 0.522 
Attributes 
I Name Type 
! hold int 





#(A..A., BE, P! 




wire AlAA-l : 01; 
wire B[BB-l : 01; 
wire CLK; 
wire CLR; 








GENERIC MAP (AA, BB, P ) 
Output Falling 
I Output delay for 
0.000 pi load 
iolci"i, I I"d depeo" I I I 
delay I dent delay Rising Falling 
(ns) (ns/pF) (ns) (ns) 
10.900 0.604 I 10.893 [10"900 I 
Description 
data hold time for CLK·D 
minimum pulse width high for CLK·D 
minimum pulse width low for CLR-VDD 
data setup time lor CLK-D 
PORT MAP (A, E, CLK, CLR, PROD); 
AA integer 
BB: integer 
P : integer 

DATA TABLE for part barretright 
BUFFER_SIZE = 4 
bits = 50 
dpath_flag = 0 
sels = 6 
Ruleset: CDAlu2mlp 
Ruleset Version: 3.00 
Process Version: 3.00 
Process Variation: nominal 
Derating Factor: 1.000 
Voltage: 5.0 V 
Temp: 25 C 
Switching Factor: 50S;; 
Power consumption: 2312.812uW at 10 MHz: Duty cycle 1009'( 
Height: 816.950u Width: 748.600u Area : 611668 .770u 2 
Delay parameters calculated for loads from 0.811 to 1.081 pF 
Load range is determ ined by module buffer-size of 4 
Delay Equation: Outpu t delay = intrinsic + ((ns/pF J" output load) 
Inputs 




Zpu (ohms) Zpd (Ohms) 
698 770 
Propagation Delays 
Output delay for 
Output Rising Output Fall ing 0.000 pi load 
intrinsic load depen- intrinsic load deiJen 
delay dent delay delay dent delay Rising Falling 
(ns) (nslpF) (ns) (ns/pF) (ns) (ns) 
INO-Y 6.066 0.789 5.602 0.856 6.066 5.602 
Soy 6.583 0.769 5.666 0.856 6.583 5.686 
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Attributes 
I Name I Type I Val ue 
Veri log information 
barrelright 
#(1\, M, DPFLAG, GROUP ) 
(lNO, S, Y); 
N integer 
M : integer 
DPFLAG : integer 
GROVP string 
wire INO[}.." -l 0]; 
wire SfM-l OJ; 
wire Y IN-l 01; 
VHDL informab on 
barrelright 
GEKERIC fo..1AP ( I\", I'll. DPFLAG, GROVPI 
PORT MAP 0:\0, S , Yi; 
N inte ger 
M integer 
DPFL4..G integer 
GROUP : string 
INO: stdJogic_\'ector(N-l downt o 0); 
S: std_logi c_vector(M-l down to 0 ); 
Y: std_l ogicvector(K-l downto OJ; 
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Description 
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